ATE244455T1 - METHOD FOR THE VERTICAL INTEGRATION OF ACTIVE CIRCUIT LEVELS - Google Patents

METHOD FOR THE VERTICAL INTEGRATION OF ACTIVE CIRCUIT LEVELS

Info

Publication number
ATE244455T1
ATE244455T1 AT99962225T AT99962225T ATE244455T1 AT E244455 T1 ATE244455 T1 AT E244455T1 AT 99962225 T AT99962225 T AT 99962225T AT 99962225 T AT99962225 T AT 99962225T AT E244455 T1 ATE244455 T1 AT E244455T1
Authority
AT
Austria
Prior art keywords
substrate
areas
connecting areas
integrated circuit
main surface
Prior art date
Application number
AT99962225T
Other languages
German (de)
Inventor
Michael Feil
Christof Landesberger
Original Assignee
Fraunhofer Ges Forschung
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fraunhofer Ges Forschung filed Critical Fraunhofer Ges Forschung
Application granted granted Critical
Publication of ATE244455T1 publication Critical patent/ATE244455T1/en

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/0198—Manufacture or treatment batch processes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W46/00—Marks applied to devices, e.g. for alignment or identification
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/20—Configurations of stacked chips
    • H10W90/297—Configurations of stacked chips characterised by the through-semiconductor vias [TSVs] in the stacked chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/722—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between stacked chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Dicing (AREA)
  • Processing Of Color Television Signals (AREA)

Abstract

In a method for vertically integrating active circuit planes, a first substrate having at least one integrated circuit in a first main surface thereof and further having connecting areas for the integrated circuit as well as outer connecting areas on the first main surface is provided in a first step. A second substrate having at least one integrated circuit in a first main surface thereof and further having connecting areas for the integrated circuit as well as open or openable areas on the first main surface is provided. The first main surfaces of the first and second substrates are joined in such a way that the connecting areas of the first substrate are connected to those of the second substrate in an electrically conductive manner in such a way that the outer connecting areas of the first substrate are in alignment with the open or openable areas of the second substrate. Subsequently, the second substrate is thinned and the outer connecting areas are exposed through the open or openable areas. The resultant chips can be further processed making use of standard methods.
AT99962225T 1998-12-08 1999-12-06 METHOD FOR THE VERTICAL INTEGRATION OF ACTIVE CIRCUIT LEVELS ATE244455T1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19856573A DE19856573C1 (en) 1998-12-08 1998-12-08 Vertical integration of active circuit planes involves connecting two substrates so connection surfaces are electrically connected, reducing second substrate, freeing external connection surfaces
PCT/EP1999/009540 WO2000035007A1 (en) 1998-12-08 1999-12-06 Method for vertically integrating active circuit planes and vertically integrated circuit produced using said method

Publications (1)

Publication Number Publication Date
ATE244455T1 true ATE244455T1 (en) 2003-07-15

Family

ID=7890375

Family Applications (1)

Application Number Title Priority Date Filing Date
AT99962225T ATE244455T1 (en) 1998-12-08 1999-12-06 METHOD FOR THE VERTICAL INTEGRATION OF ACTIVE CIRCUIT LEVELS

Country Status (5)

Country Link
US (1) US6444493B1 (en)
EP (1) EP1151472B1 (en)
AT (1) ATE244455T1 (en)
DE (2) DE19856573C1 (en)
WO (1) WO2000035007A1 (en)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19918671B4 (en) * 1999-04-23 2006-03-02 Giesecke & Devrient Gmbh Vertically integrable circuit and method for its manufacture
AU2001286711A1 (en) * 2000-09-13 2002-03-26 Applied Materials, Inc. Micromachined silicon block vias for transferring electrical signals to the backside of a silicon wafer
DE10131011B4 (en) * 2001-06-27 2016-02-18 Infineon Technologies Ag Semiconductor chip and arrangement of a semiconductor device on a substrate
DE10222959B4 (en) * 2002-05-23 2007-12-13 Schott Ag Micro-electromechanical component and method for the production of micro-electromechanical components
JP3910493B2 (en) * 2002-06-14 2007-04-25 新光電気工業株式会社 Semiconductor device and manufacturing method thereof
AU2003300040A1 (en) * 2002-12-31 2004-07-29 Massachusetts Institute Of Technology Multi-layer integrated semiconductor structure having an electrical shielding portion
US20040124538A1 (en) * 2002-12-31 2004-07-01 Rafael Reif Multi-layer integrated semiconductor structure
US7064055B2 (en) * 2002-12-31 2006-06-20 Massachusetts Institute Of Technology Method of forming a multi-layer semiconductor structure having a seamless bonding interface
DE10342980B3 (en) * 2003-09-17 2005-01-05 Disco Hi-Tec Europe Gmbh Semiconductor chip stack formation method for manufacture of 3D-packages with function testing of chips for removal or unacceptable chips and replacement by acceptable chips
DE102004014214B3 (en) * 2004-03-23 2005-09-15 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Gluing system for fastening transponder chip to substrate uses thick layer of electrically conducting glue with matrix loaded with conducting particles forming bridges between electrodes
JP5169985B2 (en) * 2009-05-12 2013-03-27 富士ゼロックス株式会社 Semiconductor device
DE102011116409B3 (en) 2011-10-19 2013-03-07 Austriamicrosystems Ag Method for producing thin semiconductor components
US10438838B2 (en) 2016-09-01 2019-10-08 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor structure and related method

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5071792A (en) * 1990-11-05 1991-12-10 Harris Corporation Process for forming extremely thin integrated circuit dice
US5202754A (en) 1991-09-13 1993-04-13 International Business Machines Corporation Three-dimensional multichip packages and methods of fabrication
US5266511A (en) * 1991-10-02 1993-11-30 Fujitsu Limited Process for manufacturing three dimensional IC's
DE4238137A1 (en) * 1992-11-12 1994-05-19 Ant Nachrichtentech Hybrid semiconductor structure mfg. system - with semiconductor chips incorporating semiconductor components attached to semiconductor carrier substrate
CA2173123A1 (en) * 1993-09-30 1995-04-06 Paul M. Zavracky Three-dimensional processor using transferred thin film circuits
US5880010A (en) * 1994-07-12 1999-03-09 Sun Microsystems, Inc. Ultrathin electronics
DE4427515C1 (en) * 1994-08-03 1995-08-24 Siemens Ag Production of three=dimensional solid state circuit
MY114888A (en) * 1994-08-22 2003-02-28 Ibm Method for forming a monolithic electronic module by stacking planar arrays of integrated circuit chips
DE4433845A1 (en) 1994-09-22 1996-03-28 Fraunhofer Ges Forschung Method of manufacturing a three-dimensional integrated circuit
DE4433833A1 (en) 1994-09-22 1996-03-28 Fraunhofer Ges Forschung Method for producing a three-dimensional integrated circuit while achieving high system yields
DE4433846C2 (en) 1994-09-22 1999-06-02 Fraunhofer Ges Forschung Method of making a vertical integrated circuit structure
DE19516487C1 (en) * 1995-05-05 1996-07-25 Fraunhofer Ges Forschung Vertical integration process for microelectronic system
EP0890989A4 (en) * 1997-01-24 2006-11-02 Rohm Co Ltd SEMICONDUCTOR DEVICE AND METHOD FOR PRODUCING THE DEVICE
US6097096A (en) * 1997-07-11 2000-08-01 Advanced Micro Devices Metal attachment method and structure for attaching substrates at low temperatures
US6153495A (en) * 1998-03-09 2000-11-28 Intersil Corporation Advanced methods for making semiconductor devices by low temperature direct bonding
US6287940B1 (en) * 1999-08-02 2001-09-11 Honeywell International Inc. Dual wafer attachment process

Also Published As

Publication number Publication date
US6444493B1 (en) 2002-09-03
WO2000035007A1 (en) 2000-06-15
DE19856573C1 (en) 2000-05-18
EP1151472B1 (en) 2003-07-02
DE59906216D1 (en) 2003-08-07
EP1151472A1 (en) 2001-11-07

Similar Documents

Publication Publication Date Title
ATE244455T1 (en) METHOD FOR THE VERTICAL INTEGRATION OF ACTIVE CIRCUIT LEVELS
TW336348B (en) Integrated circuit having a dummy structure and method of making the same
MXPA06000842A (en) Circuit board with embedded components and method of manufacture.
CA2249062A1 (en) Electronic device and method for fabricating the same
WO2003030247A3 (en) Method for contacting electrical contact surfaces of a substrate and device consisting of a substrate having electrical contact surfaces
TW270228B (en) Semiconductor chip and electronic module with integrated surface interconnects/components and fabrication methods therefore
WO2002068320A3 (en) Devices having substrates with openings passing through the substrates and conductors in the openings, and methods of manufacture
TW362271B (en) Capped copper electrical interconnects
IT1182219B (en) IMPROVEMENT IN THE MODULES OF HIGH DENSITY INTEGRATED CIRCUITS AND MANUFACTURING PROCEDURE
ATE531242T1 (en) METHOD FOR PRODUCING AN ELECTRONIC MODULE AND ELECTRONIC MODULE
DE59705013D1 (en) CHIP CARD, METHOD FOR PRODUCING A CHIP CARD AND SEMICONDUCTOR CHIP FOR USE IN A CHIP CARD
DE69130290D1 (en) METHOD FOR PRODUCING SEMICONDUCTOR MICROCHIPS
EP1094511A3 (en) Low profile integrated circuit packages
WO2003041158A3 (en) Semiconductor package device and method of formation and testing
EP1050905A3 (en) Semiconductor device with insulating layer
ATE369030T1 (en) METHOD FOR FEEDING ELECTRONIC COMPONENTS IN THROUGH HOLES OF A MULTI-LAYER MULTICHIP MODULE
DE3576611D1 (en) ELECTRICAL THICK LAYER CONNECTIONS FOR INTEGRATED CIRCUITS.
ATE227867T1 (en) TRANSPONDER MODULE AND METHOD FOR PRODUCING THE SAME
TW365015B (en) Method and apparatus for manufacturing semiconductor devices
CA2200154A1 (en) LSI Package and Manufacturing Method Thereof
DE59912665D1 (en) Method for producing power semiconductor components
TW200601421A (en) Chip-to-chip trench circuit structure
TW200505316A (en) Manufacturing method for an electronic component and an electronic component
GB1221914A (en) Manufacture of integrated circuits
ATE254803T1 (en) WIRING METHOD FOR SEMICONDUCTOR COMPONENTS TO PREVENT PIRATERY AND PRODUCT MANIPULATION, SEMICONDUCTOR COMPONENT PRODUCED BY THE METHOD AND USE OF THE SEMICONDUCTOR COMPONENT IN A CHIP CARD

Legal Events

Date Code Title Description
EEIH Change in the person of patent owner
REN Ceased due to non-payment of the annual fee