CN1041566C - 超标量处理器系统中分配和执行非顺序指令的方法和系统 - Google Patents
超标量处理器系统中分配和执行非顺序指令的方法和系统 Download PDFInfo
- Publication number
- CN1041566C CN1041566C CN94100121A CN94100121A CN1041566C CN 1041566 C CN1041566 C CN 1041566C CN 94100121 A CN94100121 A CN 94100121A CN 94100121 A CN94100121 A CN 94100121A CN 1041566 C CN1041566 C CN 1041566C
- Authority
- CN
- China
- Prior art keywords
- mentioned
- instruction
- distribution
- scalar instruction
- scalar
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
- G06F9/384—Register renaming
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
- G06F9/3863—Recovery, e.g. branch miss-prediction, exception handling using multiple copies of the architectural state, e.g. shadow registers
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US189093A | 1993-01-08 | 1993-01-08 | |
| US08/001,890 | 1993-01-08 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1092881A CN1092881A (zh) | 1994-09-28 |
| CN1041566C true CN1041566C (zh) | 1999-01-06 |
Family
ID=21698307
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN94100121A Expired - Fee Related CN1041566C (zh) | 1993-01-08 | 1994-01-06 | 超标量处理器系统中分配和执行非顺序指令的方法和系统 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US6209081B1 (2) |
| EP (1) | EP0606643A1 (2) |
| JP (1) | JP2843750B2 (2) |
| KR (1) | KR0122527B1 (2) |
| CN (1) | CN1041566C (2) |
| CA (1) | CA2107305A1 (2) |
| TW (1) | TW242672B (2) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100395700C (zh) * | 2004-11-01 | 2008-06-18 | 威盛电子股份有限公司 | 限制指令宽度处理器中增加寄存器寻址空间的系统与方法 |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5546554A (en) * | 1994-02-02 | 1996-08-13 | Sun Microsystems, Inc. | Apparatus for dynamic register management in a floating point unit |
| US5559976A (en) * | 1994-03-31 | 1996-09-24 | International Business Machines Corporation | System for instruction completion independent of result write-back responsive to both exception free completion of execution and completion of all logically prior instructions |
| TW295646B (2) * | 1995-01-25 | 1997-01-11 | Ibm | |
| KR100384875B1 (ko) * | 1995-12-16 | 2003-08-21 | 주식회사 하이닉스반도체 | 파이프라인구조를갖는마이크로프로세서에서의언세이프처리마이크로시퀀서 |
| US6543003B1 (en) * | 1999-11-08 | 2003-04-01 | International Business Machines Corporation | Method and apparatus for multi-stage hang recovery in an out-of-order microprocessor |
| US7814490B2 (en) | 2004-10-14 | 2010-10-12 | International Business Machines Corporation | Apparatus and methods for performing computer system maintenance and notification activities in an opportunistic manner |
| US7734897B2 (en) * | 2005-12-21 | 2010-06-08 | Arm Limited | Allocation of memory access operations to memory access capable pipelines in a superscalar data processing apparatus and method having a plurality of execution threads |
| US7921279B2 (en) * | 2008-03-19 | 2011-04-05 | International Business Machines Corporation | Operand and result forwarding between differently sized operands in a superscalar processor |
| US9336003B2 (en) * | 2013-01-25 | 2016-05-10 | Apple Inc. | Multi-level dispatch for a superscalar processor |
| US20140281413A1 (en) * | 2013-03-14 | 2014-09-18 | Mips Technologies, Inc. | Superforwarding Processor |
| US10372458B2 (en) | 2015-04-01 | 2019-08-06 | Huawei Technologies Co., Ltd | Method and apparatus for a self-clocked, event triggered superscalar processor |
| US10275250B2 (en) * | 2017-03-06 | 2019-04-30 | Arm Limited | Defer buffer |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0106670A2 (en) * | 1982-10-13 | 1984-04-25 | Honeywell Information Systems Inc. | CPU with multiple execution units |
| EP0381471A2 (en) * | 1989-02-03 | 1990-08-08 | Digital Equipment Corporation | Method and apparatus for preprocessing multiple instructions in a pipeline processor |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS581246A (ja) * | 1981-06-26 | 1983-01-06 | Fujitsu Ltd | 命令処理順序制御方式 |
| JPS58178464A (ja) * | 1982-04-14 | 1983-10-19 | Hitachi Ltd | 並列演算処理装置 |
| US4807115A (en) * | 1983-10-07 | 1989-02-21 | Cornell Research Foundation, Inc. | Instruction issuing mechanism for processors with multiple functional units |
| JPS63131230A (ja) * | 1986-11-21 | 1988-06-03 | Hitachi Ltd | 情報処理装置 |
| EP0312764A3 (en) * | 1987-10-19 | 1991-04-10 | International Business Machines Corporation | A data processor having multiple execution units for processing plural classes of instructions in parallel |
| US5003462A (en) * | 1988-05-31 | 1991-03-26 | International Business Machines Corporation | Apparatus and method for implementing precise interrupts on a pipelined processor with multiple functional units with separate address translation interrupt means |
| JP2858140B2 (ja) * | 1988-10-19 | 1999-02-17 | アポロ・コンピューター・インコーポレーテッド | パイプラインプロセッサ装置および方法 |
| WO1990010267A1 (en) * | 1989-02-24 | 1990-09-07 | Nexgen Microsystems | Distributed pipeline control for a computer |
| US5197138A (en) * | 1989-12-26 | 1993-03-23 | Digital Equipment Corporation | Reporting delayed coprocessor exceptions to code threads having caused the exceptions by saving and restoring exception state during code thread switching |
-
1993
- 1993-09-29 CA CA002107305A patent/CA2107305A1/en not_active Abandoned
- 1993-12-20 KR KR1019930028553A patent/KR0122527B1/ko not_active Expired - Fee Related
- 1993-12-22 JP JP5325150A patent/JP2843750B2/ja not_active Expired - Fee Related
- 1993-12-27 EP EP93120945A patent/EP0606643A1/en not_active Withdrawn
- 1993-12-29 TW TW082111129A patent/TW242672B/zh active
-
1994
- 1994-01-06 CN CN94100121A patent/CN1041566C/zh not_active Expired - Fee Related
- 1994-06-07 US US08/255,130 patent/US6209081B1/en not_active Expired - Fee Related
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0106670A2 (en) * | 1982-10-13 | 1984-04-25 | Honeywell Information Systems Inc. | CPU with multiple execution units |
| EP0381471A2 (en) * | 1989-02-03 | 1990-08-08 | Digital Equipment Corporation | Method and apparatus for preprocessing multiple instructions in a pipeline processor |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100395700C (zh) * | 2004-11-01 | 2008-06-18 | 威盛电子股份有限公司 | 限制指令宽度处理器中增加寄存器寻址空间的系统与方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| KR0122527B1 (ko) | 1997-11-20 |
| EP0606643A1 (en) | 1994-07-20 |
| JPH06236275A (ja) | 1994-08-23 |
| CA2107305A1 (en) | 1994-07-09 |
| US6209081B1 (en) | 2001-03-27 |
| TW242672B (2) | 1995-03-11 |
| CN1092881A (zh) | 1994-09-28 |
| JP2843750B2 (ja) | 1999-01-06 |
| KR940018743A (ko) | 1994-08-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1047245C (zh) | 采用独立存取中间存储器的超标量处理器系统中加强指令调度的方法和系统 | |
| CN1128401C (zh) | 超标量处理机系统中单周期调度多指令的方法和系统 | |
| CN1042863C (zh) | 用于在超标量处理机系统中索引中间存储器缓冲区的指定的方法和系统 | |
| CN1041566C (zh) | 超标量处理器系统中分配和执行非顺序指令的方法和系统 | |
| CN1945525A (zh) | 从队列处理指令刷新的生存期计数器设计的系统和方法 | |
| CN100357884C (zh) | 用于处理指令的方法、处理器以及系统 | |
| US9396036B2 (en) | System and method for limiting the impact of stragglers in large-scale parallel data processing | |
| US7496735B2 (en) | Method and apparatus for incremental commitment to architectural state in a microprocessor | |
| CN1117765A (zh) | 计算机系统内部处理指令的装置 | |
| JP3005466B2 (ja) | 並列ソート装置 | |
| US20140281362A1 (en) | Memory allocation in a system using memory striping | |
| CN1188932A (zh) | 多线程处理器中指令和关联读取请求的后台完成 | |
| CN1196997C (zh) | 不按序执行指令的装置和检测不按序指令的方法 | |
| JP2501419B2 (ja) | 多重プロセッサメモリシステム及びメモリ参照競合解決方法 | |
| CN1848095A (zh) | 在多核心/多线程处理器中高速缓存的公平共享 | |
| HK1042566A1 (en) | Scheduling operations using a dependency matrix | |
| CN1120195A (zh) | 多执行单元的指令相关调度技术 | |
| US5671405A (en) | Apparatus and method for adaptive logical partitioning of workfile disks for multiple concurrent mergesorts | |
| CN118916178A (zh) | 一种用于gpu的线程束调度方法、设备及介质 | |
| CN1866237A (zh) | 用于共享处理器资源的方法和设备 | |
| US7895413B2 (en) | Microprocessor including register renaming unit for renaming target registers in an instruction with physical registers in a register sub-file | |
| CN1833222A (zh) | 采用ilp和tlp的可重构处理器阵列 | |
| JP2986930B2 (ja) | 対称型マルチプロセッサのタスクスケジューリング方式 | |
| CN1928828A (zh) | 用于执行恢复的方法和系统 | |
| Sort | RMG Sort: A Radix-Partitioning-Based Multi-GPU Sorting Algorithm |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 19990106 Termination date: 20100208 |