EP3817524A4 - METHOD OF MAKING A PRINTED CIRCUIT BOARD - Google Patents

METHOD OF MAKING A PRINTED CIRCUIT BOARD Download PDF

Info

Publication number
EP3817524A4
EP3817524A4 EP19827450.8A EP19827450A EP3817524A4 EP 3817524 A4 EP3817524 A4 EP 3817524A4 EP 19827450 A EP19827450 A EP 19827450A EP 3817524 A4 EP3817524 A4 EP 3817524A4
Authority
EP
European Patent Office
Prior art keywords
making
circuit board
printed circuit
printed
board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP19827450.8A
Other languages
German (de)
French (fr)
Other versions
EP3817524B1 (en
EP3817524A1 (en
Inventor
Norimasa Fukazawa
Jun Shirakami
Wataru Fujikawa
Akira Murakawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
DIC Corp
Original Assignee
DIC Corp
Dainippon Ink and Chemicals Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by DIC Corp, Dainippon Ink and Chemicals Co Ltd filed Critical DIC Corp
Publication of EP3817524A1 publication Critical patent/EP3817524A1/en
Publication of EP3817524A4 publication Critical patent/EP3817524A4/en
Application granted granted Critical
Publication of EP3817524B1 publication Critical patent/EP3817524B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/108—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by semi-additive methods; masks therefor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/18—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material
    • H05K3/181—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material by electroless plating
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • H05K3/067—Etchants
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
    • H05K3/382—Improvement of the adhesion between the insulating substrate and the metal by special treatment of the metal
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/09—Use of materials for the conductive, e.g. metallic pattern
    • H05K1/092—Dispersed materials, e.g. conductive pastes or inks
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/12—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using thick film techniques, e.g. printing techniques to apply the conductive material or similar techniques for applying conductive paste or ink patterns
    • H05K3/1208—Pretreatment of the circuit board, e.g. modifying wetting properties; Patterning by using affinity patterns

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Polyurethanes Or Polyureas (AREA)
  • ing And Chemical Polishing (AREA)
  • Compositions Of Macromolecular Compounds (AREA)
EP19827450.8A 2018-06-26 2019-05-30 Method of manufacturing printed wiring board Active EP3817524B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2018120975 2018-06-26
PCT/JP2019/021512 WO2020003878A1 (en) 2018-06-26 2019-05-30 Method of manufacturing printed wiring board

Publications (3)

Publication Number Publication Date
EP3817524A1 EP3817524A1 (en) 2021-05-05
EP3817524A4 true EP3817524A4 (en) 2022-03-16
EP3817524B1 EP3817524B1 (en) 2025-07-02

Family

ID=68987059

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19827450.8A Active EP3817524B1 (en) 2018-06-26 2019-05-30 Method of manufacturing printed wiring board

Country Status (6)

Country Link
EP (1) EP3817524B1 (en)
JP (1) JP6766983B2 (en)
KR (1) KR20210022548A (en)
CN (1) CN112205088B (en)
TW (1) TWI820151B (en)
WO (1) WO2020003878A1 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112271135B (en) * 2020-09-25 2023-02-28 华东光电集成器件研究所 Wafer-level Au metal film wet etching patterning method
JP7260065B2 (en) * 2020-11-05 2023-04-18 Dic株式会社 Laminate for semi-additive construction method and printed wiring board using the same
JP7332049B2 (en) * 2020-11-05 2023-08-23 Dic株式会社 Laminate for semi-additive construction method and printed wiring board using the same
CN116458271A (en) * 2020-11-05 2023-07-18 Dic株式会社 Laminate for semi-additive method and printed wiring board using same
JP7464152B2 (en) * 2021-01-27 2024-04-09 三菱電機株式会社 Semiconductor device and its manufacturing method

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120031656A1 (en) * 2009-04-24 2012-02-09 Yoshio Oka Substrate for printed wiring board, printed wiring board, and methods for producing same
EP2833705A1 (en) * 2012-03-28 2015-02-04 DIC Corporation Electroconductive pattern, electric circuit, electromagnetic wave shield, and method for manufacturing electroconductive pattern
EP2916627A1 (en) * 2013-08-29 2015-09-09 Hitachi Metals, Ltd. Method for manufacturing ceramic circuit board
WO2018030202A1 (en) * 2016-08-08 2018-02-15 Dic株式会社 Laminate, metal mesh, and touch panel
CN108048842A (en) * 2017-12-13 2018-05-18 天津宝兴威科技股份有限公司 A kind of etching liquid and its application method of nano silver wire conductive film
US20180147815A1 (en) * 2015-06-04 2018-05-31 Sumitomo Electric Industries, Ltd. Substrate for printed circuit board and printed circuit board

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3199208B2 (en) 1994-03-24 2001-08-13 三井金属鉱業株式会社 Organic rust-resistant copper foil and method for producing the same
JPH0888459A (en) * 1994-07-19 1996-04-02 Hitachi Ltd Finishing method for printed wiring board, soft etching solution and printed wiring board
JP3570802B2 (en) 1995-11-14 2004-09-29 三井化学株式会社 Copper thin film substrate and printed wiring board
JP2000216535A (en) * 1999-01-25 2000-08-04 Matsushita Electric Works Ltd Manufacture of laminate board with inner layer circuits
JP2000286546A (en) 1999-03-31 2000-10-13 Matsushita Electric Works Ltd Production of printed wiring board
JP2002363189A (en) 2001-06-01 2002-12-18 Yokohama Rubber Co Ltd:The Silane coupling agent and polymer composition containing the same
JP4161691B2 (en) * 2002-11-21 2008-10-08 ソニー株式会社 Method for manufacturing a liquid crystal display having an etching process
JP2006303368A (en) * 2005-04-25 2006-11-02 Alps Electric Co Ltd Manufacturing method of circuit board
US10021789B2 (en) 2007-07-02 2018-07-10 Ebara-Udylite Co., Ltd. Metal-laminated polyimide substrate, and method for production thereof
JP2009235438A (en) * 2008-03-26 2009-10-15 Toagosei Co Ltd Etching liquid, etching method using the same, and substrate to be etched
JP2010272837A (en) 2009-04-24 2010-12-02 Sumitomo Electric Ind Ltd Printed wiring board substrate, printed wiring board, and method for manufacturing printed wiring board substrate
JP5845501B2 (en) * 2011-10-06 2016-01-20 日本表面化学株式会社 Etching solution for transparent conductive thin film laminate
US9790242B2 (en) 2012-06-11 2017-10-17 Kunio Mori Surface treatment method, surface treatment agent, and novel compound
WO2014045972A1 (en) 2012-09-20 2014-03-27 Dic株式会社 Electrically conductive material and method for producing same
JP2015214743A (en) 2014-04-24 2015-12-03 四国化成工業株式会社 Surface treatment agent for metal
WO2016104249A1 (en) * 2014-12-25 2016-06-30 Dic株式会社 Electroconductive pattern, electronic circuit, and electromagnetic wave shield
JP2016134454A (en) 2015-01-16 2016-07-25 四国化成工業株式会社 Surface treatment liquid and surface treatment method for bonding resist layer to base material or metal layer, and resin composition for resist layer
CN105386056A (en) * 2015-12-04 2016-03-09 宁波东盛集成电路元件有限公司 Metal etching agent used for etching copper-containing metal layer and preparation method for metal etching agent
CN108699706B (en) * 2016-04-27 2021-01-01 三洋化成工业株式会社 Etching solution and method for manufacturing electronic substrate
JP6232605B2 (en) 2016-05-10 2017-11-22 メック株式会社 Film-forming composition, method for producing surface-treated metal member, and method for producing metal-resin composite
JP6561019B2 (en) 2016-07-29 2019-08-14 四国化成工業株式会社 Surface treatment agent, resin composition and use thereof

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120031656A1 (en) * 2009-04-24 2012-02-09 Yoshio Oka Substrate for printed wiring board, printed wiring board, and methods for producing same
EP2833705A1 (en) * 2012-03-28 2015-02-04 DIC Corporation Electroconductive pattern, electric circuit, electromagnetic wave shield, and method for manufacturing electroconductive pattern
EP2916627A1 (en) * 2013-08-29 2015-09-09 Hitachi Metals, Ltd. Method for manufacturing ceramic circuit board
US20180147815A1 (en) * 2015-06-04 2018-05-31 Sumitomo Electric Industries, Ltd. Substrate for printed circuit board and printed circuit board
WO2018030202A1 (en) * 2016-08-08 2018-02-15 Dic株式会社 Laminate, metal mesh, and touch panel
CN108048842A (en) * 2017-12-13 2018-05-18 天津宝兴威科技股份有限公司 A kind of etching liquid and its application method of nano silver wire conductive film

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of WO2020003878A1 *

Also Published As

Publication number Publication date
KR20210022548A (en) 2021-03-03
JP6766983B2 (en) 2020-10-14
JPWO2020003878A1 (en) 2020-09-17
WO2020003878A1 (en) 2020-01-02
TW202002738A (en) 2020-01-01
CN112205088B (en) 2024-08-13
EP3817524B1 (en) 2025-07-02
CN112205088A (en) 2021-01-08
TWI820151B (en) 2023-11-01
EP3817524A1 (en) 2021-05-05

Similar Documents

Publication Publication Date Title
EP3817523A4 (en) METHOD OF MAKING A PRINTED CIRCUIT BOARD
EP3817524A4 (en) METHOD OF MAKING A PRINTED CIRCUIT BOARD
EP3652359A4 (en) SEMI-ADDITIVE PROCESS FOR PRINTED CIRCUIT BOARDS
EP3684148A4 (en) PROCESS FOR MANUFACTURING A CERAMIC-BASED PRINTED CIRCUIT BOARD
EP3796761A4 (en) CERAMIC COPPER CIRCUIT BOARD AND METHOD OF MAKING THEREOF
EP3968459A4 (en) WIRING BOARD AND METHOD OF MAKING WIRING BOARD
EP3606300A4 (en) METHOD FOR PRODUCING A PRINTED CIRCUIT BOARD
EP3897078A4 (en) PRINTED CIRCUIT BOARD
EP3313156A4 (en) SOLDER STRUCTURE FOR SOLDERING OF SOFT PRINTED CIRCUIT BOARD
EP3859887A4 (en) WIRING BOARD AND METHOD OF MAKING WIRING BOARD
FR3033977B1 (en) METHOD FOR MANUFACTURING A PRINTED CIRCUIT AND CORRESPONDING PRINTED CIRCUITS
EP3876682A4 (en) WIRING BOARD AND METHOD OF MAKING WIRING BOARD
EP3403800A4 (en) PREPREG, PRINTED CIRCUIT BOARD, SEMICONDUCTOR HOUSING, AND METHOD FOR PRODUCING PRINTED CIRCUIT BOARD
EP3904449A4 (en) COMPOSITION OF RESIN, METAL LAMINATE AND PRINTED CIRCUIT BOARD USING THE SAME, AND METHOD OF MAKING METAL LAMINATE
EP3572555A4 (en) METHOD FOR MANUFACTURING CIRCUIT BOARD OF CERAMIC PRINTED
EP3982700A4 (en) CIRCUIT BOARD
EP3780087A4 (en) METHOD FOR MAKING AN INSULATING PRINTED CIRCUIT BOARD BONDED BODY, AND INSULATING PRINTED CIRCUIT BOARD BONDED BODY
EP3632880A4 (en) CERAMIC PRINTED CIRCUIT BOARD AND METHOD FOR THE PRODUCTION THEREOF
EP3893610A4 (en) PRINTED CIRCUIT BOARD
EP3681254A4 (en) PRINTED CIRCUIT BOARD AND ITS MANUFACTURING PROCESS
EP4284125A4 (en) PRINTED CIRCUIT BOARD MANUFACTURING PROCESS
EP3386282A4 (en) MULTILAYER PRINTED CIRCUIT BOARD AND METHOD FOR MANUFACTURING THE SAME
EP3771301A4 (en) INSULATED PRINTED CIRCUIT BOARD AND METHOD FOR PRODUCING INSULATED PRINTED CIRCUIT BOARD
EP3451373A4 (en) CERAMIC PRINTED CIRCUIT BOARD AND METHOD FOR MANUFACTURING THE SAME
EP4138523A4 (en) METHOD FOR MANUFACTURING A FLEXIBLE PRINTED CIRCUIT BOARD

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20210122

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
A4 Supplementary search report drawn up and despatched

Effective date: 20220215

RIC1 Information provided on ipc code assigned before grant

Ipc: H05K 3/12 20060101ALN20220209BHEP

Ipc: H05K 1/09 20060101ALN20220209BHEP

Ipc: H05K 3/10 20060101AFI20220209BHEP

RIN1 Information on inventor provided before grant (corrected)

Inventor name: MURAKAWA, AKIRA

Inventor name: FUJIKAWA, WATARU

Inventor name: SHIRAKAMI, JUN

Inventor name: FUKAZAWA, NORIMASA

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Free format text: PREVIOUS MAIN CLASS: H05K0003180000

Ipc: H05K0003100000

Ref country code: DE

Ref legal event code: R079

Ref document number: 602019072038

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H05K0003180000

Ipc: H05K0003100000

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

RIC1 Information provided on ipc code assigned before grant

Ipc: H05K 3/12 20060101ALN20250227BHEP

Ipc: H05K 1/09 20060101ALN20250227BHEP

Ipc: H05K 3/10 20060101AFI20250227BHEP

INTG Intention to grant announced

Effective date: 20250321

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602019072038

Country of ref document: DE

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20250702

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20251103

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250702

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20251102

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20251002

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG9D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250702

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250702

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20251003

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250702

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250702

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250702

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250702

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250702

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20251002

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250702

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250702

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250702

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250702

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250702

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250702