FR2809532B1 - Procede de fabrication de circuits semiconducteurs double face - Google Patents
Procede de fabrication de circuits semiconducteurs double faceInfo
- Publication number
- FR2809532B1 FR2809532B1 FR0006572A FR0006572A FR2809532B1 FR 2809532 B1 FR2809532 B1 FR 2809532B1 FR 0006572 A FR0006572 A FR 0006572A FR 0006572 A FR0006572 A FR 0006572A FR 2809532 B1 FR2809532 B1 FR 2809532B1
- Authority
- FR
- France
- Prior art keywords
- semiconductor circuits
- manufacturing double
- sided semiconductor
- sided
- double
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/004—Photosensitive materials
- G03F7/09—Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers
- G03F7/095—Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers having more than one photosensitive layer
- G03F7/0957—Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers having more than one photosensitive layer with sensitive layers on both sides of the substrate
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/26—Processing photosensitive materials; Apparatus therefor
- G03F7/38—Treatment before imagewise removal, e.g. prebaking
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/26—Processing photosensitive materials; Apparatus therefor
- G03F7/40—Treatment after imagewise removal, e.g. baking
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P76/00—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography
- H10P76/20—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising organic materials
- H10P76/204—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising organic materials of organic photoresist masks
- H10P76/2041—Photolithographic processes
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Architecture (AREA)
- Structural Engineering (AREA)
- Photosensitive Polymer And Photoresist Processing (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR0006572A FR2809532B1 (fr) | 2000-05-23 | 2000-05-23 | Procede de fabrication de circuits semiconducteurs double face |
| US09/863,833 US20020001978A1 (en) | 2000-05-23 | 2001-05-23 | Method for manufacturing double-faced semiconductor circuits |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR0006572A FR2809532B1 (fr) | 2000-05-23 | 2000-05-23 | Procede de fabrication de circuits semiconducteurs double face |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| FR2809532A1 FR2809532A1 (fr) | 2001-11-30 |
| FR2809532B1 true FR2809532B1 (fr) | 2003-09-26 |
Family
ID=8850516
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FR0006572A Expired - Fee Related FR2809532B1 (fr) | 2000-05-23 | 2000-05-23 | Procede de fabrication de circuits semiconducteurs double face |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US20020001978A1 (fr) |
| FR (1) | FR2809532B1 (fr) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7774283B2 (en) * | 2004-02-23 | 2010-08-10 | Pitney Bowes Inc. | Method and system for using a camera cell phone in transactions |
| US20110108622A1 (en) * | 2004-02-23 | 2011-05-12 | Pitney Bowes Inc. | Method and system for using a camera cell phone in transactions |
| US8003537B2 (en) * | 2006-07-18 | 2011-08-23 | Imec | Method for the production of planar structures |
| US20150302330A1 (en) * | 2012-03-05 | 2015-10-22 | Ron BANNER | Automated Job Assignment to Service Providers |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4284468A (en) * | 1977-12-16 | 1981-08-18 | Llewelyn Stearns | Patterned chemical etching of high temperature resistant metals |
| JPH0268921A (ja) * | 1988-09-02 | 1990-03-08 | Tokyo Electron Ltd | レジスト処理装置 |
| JPH0335525A (ja) * | 1989-07-03 | 1991-02-15 | Yokogawa Electric Corp | シリコンウエハの両面加工方法 |
| JP2956387B2 (ja) * | 1992-05-25 | 1999-10-04 | 三菱電機株式会社 | レジスト被覆膜材料、その形成方法とそれを用いたパターン形成方法および半導体装置 |
| EP0587213B1 (fr) * | 1992-08-31 | 2000-05-31 | Agfa-Gevaert N.V. | Image crée par transfert thermique |
| NL9400225A (nl) * | 1994-02-14 | 1995-09-01 | Od & Me Bv | Werkwijze voor het zonder tussenkomst van een master vervaardigen van een stamper voor het voortbrengen van optische schijven. |
| US5804487A (en) * | 1996-07-10 | 1998-09-08 | Trw Inc. | Method of fabricating high βHBT devices |
| JP3477077B2 (ja) * | 1997-07-01 | 2003-12-10 | 株式会社東芝 | ネガ型感光性樹脂組成物、これを用いたパターン形成方法、および電子部品 |
-
2000
- 2000-05-23 FR FR0006572A patent/FR2809532B1/fr not_active Expired - Fee Related
-
2001
- 2001-05-23 US US09/863,833 patent/US20020001978A1/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| FR2809532A1 (fr) | 2001-11-30 |
| US20020001978A1 (en) | 2002-01-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1501119A4 (fr) | Procede de fabrication de plaquettes semi-conductrices et plaquette | |
| EP1305824A4 (fr) | Procede de fabrication de materiaux electroniques | |
| FR2825834B1 (fr) | Procede de fabrication d'un disositif a semi-conducteur | |
| EP1592053A4 (fr) | Procede de fabrication d'un cablage | |
| EP1325990A4 (fr) | Structure de pose de briques, procede de pose de briques et procede de fabrication de briques | |
| EP1012879A4 (fr) | Procede de fabrication de circuits integres aux dimensions reduites | |
| DE60141055D1 (de) | Push-Planung für Halbleiterfertigung | |
| EP1658625A4 (fr) | Film supraconducteur et procede de fabrication associe | |
| DE60238871D1 (de) | Waferpositionierungsverfahren | |
| DE60003312D1 (de) | Parallelprüfer für halbleiterschaltungen | |
| EP1678766A4 (fr) | Transistor de commutation de transition metal-isolant et son procede de fabrication | |
| EP1372364A4 (fr) | Procede de fabrication d'un substrat en forme de circuit | |
| EP1453617A4 (fr) | Systemes et procedes de nettoyage de plaquettes de semi-conducteurs | |
| EP1488920A4 (fr) | Placoplatre et son procede de fabrication | |
| EP1551058A4 (fr) | Tranche recuite et procede de fabrication de tranche recuite | |
| EP1509946A4 (fr) | Procede de fabrication de pilotes integres | |
| DE60210796D1 (de) | Verstärkerleistungs-detektionsschaltkreise | |
| EP1184901A4 (fr) | Procede de fabrication de circuit integre a semi-conducteur ayant une structure de cablage multicouche | |
| EP1385213A4 (fr) | Memoire a semi-conducteurs et son procede de fabrication | |
| FR2841381B1 (fr) | Circuit integre a semi-conducteur et un procede de fabrication du circuit | |
| FR2776832B1 (fr) | Procede de fabrication de transistors jfet | |
| EP1476500A4 (fr) | Procede de fabrication d'un film nanoporeux | |
| EP1465242A4 (fr) | Plaquette a semi-conducteurs et son procede de fabrication | |
| EP1695938A4 (fr) | Sulfate de cuivre a purete elevee et procede de fabrication associe | |
| DE60314962D1 (de) | Halbleiterschaltkreis |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| ST | Notification of lapse |
Effective date: 20100129 |