IN2014MN01430A - - Google Patents

Download PDF

Info

Publication number
IN2014MN01430A
IN2014MN01430A IN1430MUN2014A IN2014MN01430A IN 2014MN01430 A IN2014MN01430 A IN 2014MN01430A IN 1430MUN2014 A IN1430MUN2014 A IN 1430MUN2014A IN 2014MN01430 A IN2014MN01430 A IN 2014MN01430A
Authority
IN
India
Prior art keywords
jitter amount
synchronization
jitter
frequency
error correction
Prior art date
Application number
Inventor
Osamu Matsunaga
Naoki Inomata
Mizuki Kanada
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Publication of IN2014MN01430A publication Critical patent/IN2014MN01430A/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • H04J3/0602Systems characterised by the synchronising information used
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • H04J3/0635Clock or time synchronisation in a network
    • H04J3/0638Clock or time synchronisation among nodes; Internode synchronisation
    • H04J3/0658Clock or time synchronisation among packet nodes
    • H04J3/0661Clock or time synchronisation among packet nodes using timestamps
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0016Arrangements for synchronising receiver with transmitter correction of synchronization errors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

The present technology pertains to a synchronization processing device a synchronization processing method and a program which make it possible to achieve frequency synchronization in a shorter period of time. A jitter amount calculation unit calculates a jitter amount on the basis of a synchronization packet comprising time information. A jitter accumulation unit calculates a cumulative value of the jitter amount calculated by the jitter amount calculation unit. A comparison unit outputs a frequency error correction value from the calculated cumulative value of the jitter amount. A control voltage generation unit outputs a frequency control voltage that is based on the frequency error correction value. The present technology can be applied to for example a receiver device that is time synchronized with a transmission device.
IN1430MUN2014 2012-01-30 2013-01-23 IN2014MN01430A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2012016548 2012-01-30
PCT/JP2013/051237 WO2013115016A1 (en) 2012-01-30 2013-01-23 Synchronization processing device, synchronization processing method, and program

Publications (1)

Publication Number Publication Date
IN2014MN01430A true IN2014MN01430A (en) 2015-07-03

Family

ID=48905058

Family Applications (1)

Application Number Title Priority Date Filing Date
IN1430MUN2014 IN2014MN01430A (en) 2012-01-30 2013-01-23

Country Status (7)

Country Link
US (1) US20150030038A1 (en)
EP (1) EP2811684A1 (en)
JP (1) JPWO2013115016A1 (en)
CN (1) CN104067555A (en)
BR (1) BR112014018147A8 (en)
IN (1) IN2014MN01430A (en)
WO (1) WO2013115016A1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102015209881A1 (en) * 2015-05-29 2016-12-01 A.RAYMOND et Cie. SCS Device for holding a component
JP6572851B2 (en) * 2016-08-29 2019-09-11 トヨタ自動車株式会社 Cylinder block of internal combustion engine and manufacturing method thereof
CN110536405B (en) * 2018-05-25 2021-08-03 华为技术有限公司 A synchronization method and access point
US11374645B1 (en) * 2022-01-26 2022-06-28 Emeric S. Bennett Communicating polarization-dependent information over a free space channel

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2400255A (en) 2003-03-31 2004-10-06 Sony Uk Ltd Video synchronisation
JP2007282093A (en) * 2006-04-11 2007-10-25 Oki Electric Ind Co Ltd Apparatus and method for clock signal generation
WO2009035091A1 (en) * 2007-09-14 2009-03-19 Nec Corporation Clock synchronization system, its method and program
JP2010109586A (en) * 2008-10-29 2010-05-13 Oki Networks Co Ltd Clock generator, clock generation method, communication device and synchronous clock transmission system
US8731036B2 (en) * 2008-11-20 2014-05-20 Nec Corporation Packet filter-based clock synchronization system, apparatus, and method, and program thereof
JP5369814B2 (en) 2009-03-26 2013-12-18 ソニー株式会社 Receiving device and time correction method for receiving device

Also Published As

Publication number Publication date
EP2811684A1 (en) 2014-12-10
BR112014018147A8 (en) 2017-07-11
BR112014018147A2 (en) 2017-06-20
CN104067555A (en) 2014-09-24
US20150030038A1 (en) 2015-01-29
WO2013115016A1 (en) 2013-08-08
JPWO2013115016A1 (en) 2015-05-11

Similar Documents

Publication Publication Date Title
EP3031137A4 (en) Method and apparatus for asynchronous processor based on clock delay adjustment
IN2014CN04644A (en)
SG11201600181PA (en) Method and system for authenticating using a quartz oscillator
EP3087697A4 (en) Phase adjustment circuit for clock and data recovery circuit
EP3082591A4 (en) System and method for neuromuscular rehabilitation comprising predicting aggregated motions
EP2983324A4 (en) Timestamp generating method, device and system
EP3039550A4 (en) Systems and methods for leveraging path delay variations in a circuit and generating error-tolerant bitstrings
PL3048910T3 (en) Heat generation apparatus for an aerosol-generation system of a smoking article, and associated smoking article
EP3055810A4 (en) Method and system for time-stamping a document the state of which changes over time
EP2972604A4 (en) Compact aero-thermo model based control system estimator starting algorithm
EP3064078A4 (en) Electronic cigarette charging apparatus and charging method therefor
WO2014079843A3 (en) Time synchronization improvements for interoperable medical devices
EP3058069A4 (en) Methods for modulating expression of c9orf72 antisense transcript
GB201317298D0 (en) A method of producing hydrogen
EP2869444B8 (en) Synchronous rectification control circuit and synchronous rectification control method
MX2014007439A (en) Coordinating power distribution line communications.
EP3082312A4 (en) METHOD, DEVICE AND EQUIPMENT FOR CORRECTING NULL INTERMEDIATE FREQUENCY
IN2014DE01083A (en)
WO2013058908A3 (en) Motor control circuit and method that synchronize a speed of an electric motor to an external clock signal
GB201114831D0 (en) Circuit with error correction
EP3018549A4 (en) Control method and device for motion mode of remote control model, and remote control model
PL2991817T3 (en) Adaptation method and production method for components produced by means of slm
GB201313402D0 (en) Process for producing a substitute natural gas
AU2014361416A1 (en) Method for removing SOx from gas using polyol composite solution
IN2014MN01430A (en)