IT8421506A0 - Circuito per minimizzare le perturbazioni della frequenza d'orologio locale nella sincronizzazione di fase con un circuito d'orologio di riferimento. - Google Patents

Circuito per minimizzare le perturbazioni della frequenza d'orologio locale nella sincronizzazione di fase con un circuito d'orologio di riferimento.

Info

Publication number
IT8421506A0
IT8421506A0 IT8421506A IT2150684A IT8421506A0 IT 8421506 A0 IT8421506 A0 IT 8421506A0 IT 8421506 A IT8421506 A IT 8421506A IT 2150684 A IT2150684 A IT 2150684A IT 8421506 A0 IT8421506 A0 IT 8421506A0
Authority
IT
Italy
Prior art keywords
circuit
phase synchronization
minimize disturbances
reference clock
clock frequency
Prior art date
Application number
IT8421506A
Other languages
English (en)
Other versions
IT1175525B (it
Inventor
Ivan L Edwards
Robert C Mclaughlin
Max S Macrander
Original Assignee
Gte Communication Syst
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Gte Communication Syst filed Critical Gte Communication Syst
Publication of IT8421506A0 publication Critical patent/IT8421506A0/it
Application granted granted Critical
Publication of IT1175525B publication Critical patent/IT1175525B/it

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/101—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional control signal to the controlled loop oscillator derived from a signal generated in the loop
IT21506/84A 1983-06-23 1984-06-20 Circuito per minimizzare le perturbazioni della frequenza d'orologio locale nella sincronizzazione di fase con un circuito d'orologio di riferimento IT1175525B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/507,436 US4510462A (en) 1983-06-23 1983-06-23 Circuit to minimize local clock frequency disturbances when phase locking to a reference clock circuit

Publications (2)

Publication Number Publication Date
IT8421506A0 true IT8421506A0 (it) 1984-06-20
IT1175525B IT1175525B (it) 1987-07-01

Family

ID=24018642

Family Applications (1)

Application Number Title Priority Date Filing Date
IT21506/84A IT1175525B (it) 1983-06-23 1984-06-20 Circuito per minimizzare le perturbazioni della frequenza d'orologio locale nella sincronizzazione di fase con un circuito d'orologio di riferimento

Country Status (4)

Country Link
US (1) US4510462A (it)
BE (1) BE899990A (it)
CA (1) CA1215144A (it)
IT (1) IT1175525B (it)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4628461A (en) * 1984-04-30 1986-12-09 Advanced Micro Devices, Inc. Phase detector
US5581699A (en) * 1995-05-15 1996-12-03 International Business Machines Corporation System and method for testing a clock signal
US6154508A (en) * 1998-03-23 2000-11-28 Vlsi Technology, Inc. Method and system for rapidly achieving synchronization between digital communications systems

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4151485A (en) * 1977-11-21 1979-04-24 Rockwell International Corporation Digital clock recovery circuit
US4305045A (en) * 1979-11-14 1981-12-08 Bell Telephone Laboratories, Incorporated Phase locked loop clock synchronizing circuit with programmable controller
DE3025358A1 (de) * 1980-07-04 1982-01-21 Deutsche Itt Industries Gmbh, 7800 Freiburg Regelsystem zum einstellen einer physikalischen groesse

Also Published As

Publication number Publication date
US4510462A (en) 1985-04-09
IT1175525B (it) 1987-07-01
BE899990A (fr) 1984-10-15
CA1215144A (en) 1986-12-09

Similar Documents

Publication Publication Date Title
EP0157701A3 (en) Phase synchronization circuit
GB2169116B (en) Clock frequency divider circuit
EP0224884A3 (en) Clock circuit synchronization
ES546600A0 (es) Disposicion de circuito para sincronizar la fase de una se- nal de frecuencia dividida
GB8414418D0 (en) Clock synchronization device
SG119692G (en) Pll frequency synthesizer
DE3472048D1 (en) Clock frequency detector
DE3485782D1 (de) Taktsynchronisierungsschaltung.
KR850000155A (ko) 동기회로
IT8421504A0 (it) Circuito per minimizzare le pertubazioni della frequenza d'orologio locale nella sincronizzazione di fase con un circuito d'orologio di riferimento.
IT1140211B (it) Circuito di sincronizzazione d'orologio
KR870004577A (ko) 클럭 성형 회로
GB2161662B (en) Phase synchronisation circuit
KR860012498U (ko) 고주파 발진기
DE3377444D1 (en) Phase synchronizing circuit
IT1177390B (it) Circuito di regolazione di fase
IT8421505A1 (it) Circuito per minimizzare le perturbazioni della frequenza d'orologio locale nella sincronizzazione di fase con un circuito d'orologio di riferimento
IT8421506A0 (it) Circuito per minimizzare le perturbazioni della frequenza d'orologio locale nella sincronizzazione di fase con un circuito d'orologio di riferimento.
GB2189359A (en) Local oscillator
GB8407517D0 (en) Crystal oscillator
AU566503B2 (en) Oscillator synchronization
EP0204464A3 (en) Clock synchronizing circuit including a voltage controlled oscillator
EP0139938A3 (en) Crystal oscillator
DE3170049D1 (en) Phase synchronizing circuit
GB8526865D0 (en) Phase synchronization