JP6282512B2 - SiC基板の潜傷深さ推定方法 - Google Patents
SiC基板の潜傷深さ推定方法 Download PDFInfo
- Publication number
- JP6282512B2 JP6282512B2 JP2014074748A JP2014074748A JP6282512B2 JP 6282512 B2 JP6282512 B2 JP 6282512B2 JP 2014074748 A JP2014074748 A JP 2014074748A JP 2014074748 A JP2014074748 A JP 2014074748A JP 6282512 B2 JP6282512 B2 JP 6282512B2
- Authority
- JP
- Japan
- Prior art keywords
- sic substrate
- etching
- latent
- depth
- surface roughness
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P74/00—Testing or measuring during manufacture or treatment of wafers, substrates or devices
- H10P74/20—Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by the properties tested or measured, e.g. structural or electrical properties
- H10P74/203—Structural properties, e.g. testing or measuring thicknesses, line widths, warpage, bond strengths or physical defects
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/69—Inorganic materials
- H10P14/6903—Inorganic materials containing silicon
- H10P14/6905—Inorganic materials containing silicon being a silicon carbide or silicon carbonitride and not containing oxygen, e.g. SiC or SiC:H
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
- H10P90/12—Preparing bulk and homogeneous wafers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
- H10P90/12—Preparing bulk and homogeneous wafers
- H10P90/129—Preparing bulk and homogeneous wafers by polishing
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
- H10D62/832—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge being Group IV materials comprising two or more elements, e.g. SiGe
- H10D62/8325—Silicon carbide
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
- H10P50/24—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials
- H10P50/242—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials of Group IV materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
- H10P90/12—Preparing bulk and homogeneous wafers
- H10P90/126—Preparing bulk and homogeneous wafers by chemical etching
Landscapes
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Plasma & Fusion (AREA)
- Drying Of Semiconductors (AREA)
Description
21 本加熱室
22 予備加熱室
30 坩堝
40 SiC基板
Claims (10)
- 少なくとも表面が単結晶SiCで構成され、機械加工が行われた後のSiC基板に対して、Si雰囲気下で加熱処理を行うことで当該SiC基板の表面をエッチングするエッチング工程と、
前記エッチング工程を行ったSiC基板の表面粗さを計測する計測工程と、
前記計測工程で得られた結果に基づいて、前記エッチング工程前の前記SiC基板の潜傷の深さ又は潜傷の有無を推定する推定工程と、
を含むことを特徴とするSiC基板の潜傷深さ推定方法。 - 請求項1に記載のSiC基板の潜傷深さ推定方法であって、
前記推定工程では、エッチング後の前記SiC基板の表面粗さが第1閾値より大きい場合、エッチング量より潜傷の深さが深いと推定することを特徴とするSiC基板の潜傷深さ推定方法。 - 請求項1に記載のSiC基板の潜傷深さ推定方法であって、
前記推定工程では、エッチング後の前記SiC基板の表面粗さが第2閾値より小さい場合、エッチング量より潜傷の深さが浅いと推定することを特徴とするSiC基板の潜傷深さ推定方法。 - 請求項2又は3に記載のSiC基板の潜傷深さ推定方法であって、
前記エッチング工程におけるエッチング量、及び、前記推定工程における閾値の少なくとも1つは、前記エッチングを行う前の表面粗さに基づいて定められることを特徴とするSiC基板の潜傷深さ推定方法。 - 請求項1から4までの何れか一項に記載のSiC基板の潜傷深さ推定方法であって、
前記エッチング工程では、エッチング量が0.5μm以上10μm以下であることを特徴とするSiC基板の潜傷深さ推定方法。 - 請求項1から5までの何れか一項に記載のSiC基板の潜傷深さ推定方法であって、
前記エッチング工程では、前記SiC基板の周囲の不活性ガス圧を調整して当該SiC基板のエッチング速度を制御することを特徴とするSiC基板の潜傷深さ推定方法。 - 少なくとも表面が単結晶SiCで構成され、機械加工が行われた後のSiC基板に対して、Si雰囲気下で加熱処理を行うことで当該SiC基板の表面をエッチングするエッチング工程と、
前記エッチング工程を行った前記SiC基板の残留応力を計測する計測工程と、
前記計測工程で得られた結果に基づいて、前記エッチング工程前の前記SiC基板の潜傷の深さ又は潜傷の有無を推定する推定工程と、
を含むことを特徴とするSiC基板の潜傷深さ推定方法。 - 請求項7に記載のSiC基板の潜傷深さ推定方法であって、
前記推定工程で、前記SiC基板の残留応力が所定量より大きい場合、エッチング量より潜傷の深さが深いと推定することを特徴とするSiC基板の潜傷深さ推定方法。 - 請求項7に記載のSiC基板の潜傷深さ推定方法であって、
前記推定工程で、前記SiC基板の残留応力が所定量より小さい場合、エッチング量より潜傷の深さが浅いと推定することを特徴とするSiC基板の潜傷深さ推定方法。 - 請求項7から9までの何れか一項に記載のSiC基板の潜傷深さ推定方法であって、
前記計測工程では、ラマン分光分析を用いて前記SiC基板の残留応力を計測することを特徴とするSiC基板の潜傷深さ推定方法。
Priority Applications (7)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2014074748A JP6282512B2 (ja) | 2014-03-31 | 2014-03-31 | SiC基板の潜傷深さ推定方法 |
| KR1020167022409A KR101893277B1 (ko) | 2014-03-31 | 2015-03-10 | SiC 기판의 잠상 깊이 추정 방법 |
| PCT/JP2015/001301 WO2015151411A1 (ja) | 2014-03-31 | 2015-03-10 | SiC基板の潜傷深さ推定方法 |
| US15/300,653 US9991175B2 (en) | 2014-03-31 | 2015-03-10 | Method for estimating depth of latent scratches in SiC substrates |
| EP15773355.1A EP3128542A4 (en) | 2014-03-31 | 2015-03-10 | METHOD FOR ESTIMATING DEPTH OF LATENT SCRATCHES IN SiC SUBSTRATES |
| CN201580009990.8A CN106030774B (zh) | 2014-03-31 | 2015-03-10 | SiC基板的潜伤深度推定方法 |
| TW104109740A TWI658525B (zh) | 2014-03-31 | 2015-03-26 | SiC(碳化矽)基板之潛傷深度推斷方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2014074748A JP6282512B2 (ja) | 2014-03-31 | 2014-03-31 | SiC基板の潜傷深さ推定方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2015198143A JP2015198143A (ja) | 2015-11-09 |
| JP6282512B2 true JP6282512B2 (ja) | 2018-02-21 |
Family
ID=54239764
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2014074748A Expired - Fee Related JP6282512B2 (ja) | 2014-03-31 | 2014-03-31 | SiC基板の潜傷深さ推定方法 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US9991175B2 (ja) |
| EP (1) | EP3128542A4 (ja) |
| JP (1) | JP6282512B2 (ja) |
| KR (1) | KR101893277B1 (ja) |
| CN (1) | CN106030774B (ja) |
| TW (1) | TWI658525B (ja) |
| WO (1) | WO2015151411A1 (ja) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2017105697A (ja) * | 2015-11-26 | 2017-06-15 | 東洋炭素株式会社 | 薄型のSiCウエハの製造方法及び薄型のSiCウエハ |
| TW202007801A (zh) * | 2018-07-25 | 2020-02-16 | 日商東洋炭素股份有限公司 | SiC晶圓之製造方法 |
| CN109179422B (zh) * | 2018-08-29 | 2021-08-24 | 四川大学 | 一种大规模无定形硅颗粒的制备方法 |
| CN109659221B (zh) * | 2019-02-01 | 2021-03-09 | 中国科学技术大学 | 一种碳化硅单晶薄膜的制备方法 |
| EP4012077A4 (en) * | 2019-08-06 | 2023-09-20 | Kwansei Gakuin Educational Foundation | Sic substrate production method |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3938978A (en) * | 1973-03-22 | 1976-02-17 | Ppg Industries, Inc. | Method of making crystallized glass |
| JPH06305862A (ja) * | 1993-04-19 | 1994-11-01 | Toyo Tanso Kk | 炭化ケイ素被覆黒鉛部材 |
| JP3737585B2 (ja) * | 1996-11-29 | 2006-01-18 | 芝浦メカトロニクス株式会社 | 半導体ウエハの表面検査方法および半導体装置の製造装置 |
| JP2002118083A (ja) * | 2000-10-05 | 2002-04-19 | Hitachi Ltd | 半導体集積回路装置の製造方法 |
| JP2003234313A (ja) * | 2002-02-07 | 2003-08-22 | Kansai Tlo Kk | SiC基板表面の平坦化方法 |
| JP5152887B2 (ja) * | 2006-07-07 | 2013-02-27 | 学校法人関西学院 | 単結晶炭化ケイ素基板の表面改質方法、単結晶炭化ケイ素薄膜の形成方法、イオン注入アニール方法及び単結晶炭化ケイ素基板、単結晶炭化ケイ素半導体基板 |
| JP5213095B2 (ja) * | 2007-03-23 | 2013-06-19 | 学校法人関西学院 | 単結晶炭化ケイ素基板の表面平坦化方法、単結晶炭化ケイ素基板の製造方法、及び単結晶炭化ケイ素基板 |
| JP5459585B2 (ja) * | 2009-06-29 | 2014-04-02 | 日立金属株式会社 | 炭化珪素単結晶基板およびその製造方法 |
| EP2471981A4 (en) | 2009-08-27 | 2013-04-17 | Nippon Steel & Sumitomo Metal Corp | SILICON SINGLE CRYSTAL WAFER AND MANUFACTURING METHOD THEREFOR |
| JP5518637B2 (ja) * | 2010-08-27 | 2014-06-11 | 株式会社豊田中央研究所 | 転位の出現深さを特定する方法 |
| JP6057292B2 (ja) * | 2013-06-13 | 2017-01-11 | 学校法人関西学院 | SiC半導体素子の製造方法 |
-
2014
- 2014-03-31 JP JP2014074748A patent/JP6282512B2/ja not_active Expired - Fee Related
-
2015
- 2015-03-10 US US15/300,653 patent/US9991175B2/en not_active Expired - Fee Related
- 2015-03-10 CN CN201580009990.8A patent/CN106030774B/zh not_active Expired - Fee Related
- 2015-03-10 EP EP15773355.1A patent/EP3128542A4/en not_active Withdrawn
- 2015-03-10 WO PCT/JP2015/001301 patent/WO2015151411A1/ja not_active Ceased
- 2015-03-10 KR KR1020167022409A patent/KR101893277B1/ko not_active Expired - Fee Related
- 2015-03-26 TW TW104109740A patent/TWI658525B/zh not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| CN106030774A (zh) | 2016-10-12 |
| TWI658525B (zh) | 2019-05-01 |
| KR20160108541A (ko) | 2016-09-19 |
| EP3128542A1 (en) | 2017-02-08 |
| TW201543593A (zh) | 2015-11-16 |
| KR101893277B1 (ko) | 2018-08-29 |
| US9991175B2 (en) | 2018-06-05 |
| US20170110378A1 (en) | 2017-04-20 |
| CN106030774B (zh) | 2019-12-24 |
| EP3128542A4 (en) | 2017-03-22 |
| WO2015151411A1 (ja) | 2015-10-08 |
| JP2015198143A (ja) | 2015-11-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6268277B2 (ja) | SiC基板の表面処理方法、SiC基板の製造方法、及び半導体の製造方法 | |
| TWI746468B (zh) | 薄型SiC晶圓之製造方法及薄型SiC晶圓 | |
| CN107002288B (zh) | 碳化硅基板的表面处理方法 | |
| JP6282512B2 (ja) | SiC基板の潜傷深さ推定方法 | |
| KR102021644B1 (ko) | 단결정 SiC 기판의 표면 처리 방법 및 단결정 SiC 기판 | |
| WO2015151412A1 (ja) | SiC種結晶の加工変質層の除去方法、SiC種結晶及びSiC基板の製造方法 | |
| KR102067313B1 (ko) | 수용 용기, 수용 용기의 제조 방법, 반도체의 제조 방법, 및 반도체 제조 장치 | |
| WO2018216657A1 (ja) | SiCウエハの製造方法、エピタキシャルウエハの製造方法、及びエピタキシャルウエハ | |
| JP6151581B2 (ja) | 単結晶SiC基板の表面処理方法及び単結晶SiC基板の製造方法 | |
| JP5934633B2 (ja) | 単結晶SiC基板の表面処理方法及び単結晶SiC基板の製造方法 | |
| JP2011134935A (ja) | シリコンウェーハ及びエピタキシャルウェーハ、並びにそれらの製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20161018 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20170705 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170904 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20180105 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20180124 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6282512 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| LAPS | Cancellation because of no payment of annual fees |