JPH0638649B2 - High-definition television receiver with dual-screen display function - Google Patents
High-definition television receiver with dual-screen display functionInfo
- Publication number
- JPH0638649B2 JPH0638649B2 JP4828685A JP4828685A JPH0638649B2 JP H0638649 B2 JPH0638649 B2 JP H0638649B2 JP 4828685 A JP4828685 A JP 4828685A JP 4828685 A JP4828685 A JP 4828685A JP H0638649 B2 JPH0638649 B2 JP H0638649B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- screen
- line
- still image
- television
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Description
【発明の詳細な説明】 〔発明の利用分野〕 本発明は、一画面に動画と静止画を同時に表示すること
のできるテレビジヨン受信機に関する。Description: FIELD OF THE INVENTION The present invention relates to a television receiver capable of simultaneously displaying a moving image and a still image on one screen.
近年、テレビジヨン受信機におけるブラウン管画面の有
効活用をはかるために、本来のテレビ画面の一部に他の
テレビ番組を縮小して写し出す。いわゆる小画面挿入
(P in P)テレビが発表されている(特開昭54−
98116号公報参照)。このP in P(ピクチヤ・
イン・ピクチヤ)の考え方を以下第6図〜第9図により
簡単に説明する。In recent years, in order to effectively utilize a CRT screen in a television receiver, other TV programs are reduced and displayed on a part of the original TV screen. A so-called small screen insertion (P in P) television has been announced (Japanese Patent Laid-Open No. 54-54).
98116). This P in P
The concept of (in picture) will be briefly described below with reference to FIGS. 6 to 9.
第6図はP in P画面の概念図であり、101がテレ
ビジヨン受信機、102がブラウン管、103が親画面
部、104が他の番組画面を縮小して挿入した小画面部
であり、親画面,小画面はおのおの独立して選局できる
形式となつている。FIG. 6 is a conceptual diagram of the P in P screen. 101 is a television receiver, 102 is a cathode ray tube, 103 is a parent screen part, 104 is a small screen part into which another program screen is reduced and inserted, and The screens and small screens are of a format that allows independent channel selection.
第7図に小画面挿入方法の一例を示す。Iが縮小前の小
画面、IIが小画面を挿入した親画面である。画面縮小率
を(縮小後の走査周期)/(原信号の走査周期)とする
と小画面の画面縮小率を縦横1/3とした場合、小画面
Iの画面から走査線を3本に1本抜き取り、かつ水平周
期を1/3に時間圧縮して親画面との同期合せを行なつ
たあと親画面に挿入する。走査線〜は縮小前後の走
査線の一部を示したものである。FIG. 7 shows an example of a small screen insertion method. I is the small screen before reduction, and II is the parent screen in which the small screen is inserted. If the screen reduction rate is (scanning cycle after reduction) / (scanning cycle of original signal), and the screen reduction rate of the small screen is set to 1/3 in the vertical and horizontal directions, one scanning line from three screens of the small screen I. It is extracted, and the horizontal period is time-compressed to 1/3 to synchronize with the main screen and then inserted into the main screen. Scan line-shows a part of the scan line before and after reduction.
第8図に小画面挿入の状態を時間軸で示す。Iは小画面
の縮小前の映像信号、IIは小画面を挿入した親画面の映
像信号である。小画面の映像信号Iから、第7図に示し
たように、3本に1本ずつ走査線を抜き出してアナログ
またはデジタルのフイールドメモリIIIに書き込み、親
画面の映像信号IIの小画面挿入位置(太線部)で3部の
クロツクを用いて読み出すことにより、2画面テレビジ
ヨン信号とすることができる。この時フイールドメモリ
IIIはA,B2フイールド分が必要となる。すなわちメ
モリAを読み出している時、メモリBには次のフイール
ドを書き込み、メモリBを読み出している時、メモリA
には次のフイールドを書き込む。第9図にP in Pテ
レビの従来例の構成を示す。同図において、401はア
ンテナ、402は小画面挿入回路、403は映像処理回
路、404はブラウン管、405は親画面用チユーナ、
406はIF・映像検波回路、407は同期分離回路、
408は小画面用チユーナ、409はIF・映像検波回
路、410は同期分離回路、411,412はフイール
ドメモリA,B、413は書込み用クロック発生回路、
414は読出用クロック発生回路である。FIG. 8 shows the state of small screen insertion on the time axis. I is the video signal of the small screen before reduction, and II is the video signal of the parent screen in which the small screen is inserted. From the video signal I of the small screen, as shown in FIG. 7, one scanning line is extracted for every three lines and written in the analog or digital field memory III, and the small screen insertion position of the video signal II of the main screen ( It is possible to obtain a two-screen television signal by reading using the clock of three parts in the thick line part). Field memory at this time
III requires A and B2 fields. That is, while reading the memory A, the next field is written in the memory B, and when reading the memory B, the memory A
Write the next field in. FIG. 9 shows the configuration of a conventional P in P television. In the figure, 401 is an antenna, 402 is a small screen insertion circuit, 403 is a video processing circuit, 404 is a cathode ray tube, 405 is a main screen tuner,
406 is an IF / video detection circuit, 407 is a sync separation circuit,
408 is a small screen tuner, 409 is an IF / video detection circuit, 410 is a sync separation circuit, 411 and 412 are field memories A and B, 413 is a write clock generation circuit,
Reference numeral 414 is a read clock generation circuit.
チユーナ408、IF・映像検波回路409で得た小画
面用映像信号は同期分離回路410でタイミングを取つ
た書込み用クロック発生回路413により、例えばAフ
イールドメモリ411に書込まれる。この間Bフイール
ドメモリ412に書込まれている1フイールド前の映像
信号は、親画面の映像信号から同期分離回路407で分
離した同期信号にしたがつて挿入タイミングを決められ
た読出し用クロック発生回路414のクロックにより読
み出され、小画面挿入回路402により親画面の映像信
号に挿入される。ここで子画面用のフイールドメモリへ
の書込みを停止すれば、静止した映像が得られる。The small-screen video signal obtained by the tuner 408 and the IF / video detection circuit 409 is written to, for example, the A field memory 411 by the write clock generation circuit 413 whose timing is adjusted by the sync separation circuit 410. During this period, the video signal one field before written in the B field memory 412 is a read clock generation circuit 414 whose insertion timing is determined according to the sync signal separated by the sync separation circuit 407 from the video signal of the parent screen. Is read out by the clock of and is inserted into the video signal of the main screen by the small screen insertion circuit 402. If writing to the field memory for the small screen is stopped here, a still image can be obtained.
所で以上説明した従来のP in Pテレビにおける子画
面は、走査線数を例えば1/3、水平周期のサンプル数
を例えば100と少なくしているため、画質が粗く、細
かい文字まで読むことができないという欠点があつた。
また実用的に他チヤンネルの番組を同時に選局して見る
必要性、換言すれば見たいという要求が少なく、従つて
実用上の存在意義が疑わしいなどの問題もあつた。In the child screen of the conventional P in P television described above, the number of scanning lines is reduced to, for example, 1/3, and the number of samples in the horizontal period is reduced to, for example, 100. Therefore, the image quality is rough and fine characters can be read. There was a drawback that I could not.
In addition, there is also a problem in that there is practically no need to tune in to watch other channel programs at the same time, in other words, there is little demand for watching, and therefore the significance of existence in practice is doubtful.
本発明は、上述のような従来の技術的事情にかんがみな
されたものであり、従つて本発明の目的は、親画面であ
ると子画面であるとにかかわりなく、画像が高画質であ
り、その上、P in Pと云つても、他チャンネルの番
組を同時に見えるのではなく、同一番組の画面を動画お
よび静止画としてP in Pで見ることのできる2画面
表示機能付高画質テレビジヨン受信機を提供することに
ある。The present invention has been conceived in view of the conventional technical circumstances as described above, and therefore the object of the present invention is to provide a high-quality image regardless of whether it is a parent screen or a child screen. Moreover, even if it is called P in P, it is not possible to see the programs of other channels at the same time, but the screen of the same program can be viewed in P in P as a moving image and a still image. To provide a machine.
この目的を達成するために、本発明では、動画と静止画
のサイズを同等とし、動画に関してはラインメモリによ
る走査線補間を行ない。静止画に関しては1個のフイー
ルドメモリで構成し水平周期のサンプル数を約300と
し走査線は全数用いて走査線補間を行なうことで高画質
の映像を得ることを特徴とする。In order to achieve this object, in the present invention, the sizes of the moving image and the still image are made equal, and with respect to the moving image, scanning line interpolation by a line memory is performed. As for still images, one field memory is used, the number of samples in the horizontal period is set to about 300, and scanning line interpolation is performed using all scanning lines to obtain a high-quality image.
また、色差信号に対しては色差信号の周波数帯域が輝度
信号よりも狭いことを利用し、2つの色差信号を1つに
多重して信号処理することを特徴とする。Further, for the color difference signal, the fact that the frequency band of the color difference signal is narrower than that of the luminance signal is used, and two color difference signals are multiplexed into one signal processing.
以下、本発明の一実施例を第1図により説明する。第1
図は本発明によるテレビジヨン受信機の機能を示すブロ
ック図であり、同図において501は走査線変換回路、
502は偏向回路であり、第9図におけるのと同一部分
には同一符号を付している。An embodiment of the present invention will be described below with reference to FIG. First
The figure is a block diagram showing the function of the television receiver according to the present invention, in which 501 is a scanning line conversion circuit,
Reference numeral 502 is a deflection circuit, and the same parts as those in FIG. 9 are denoted by the same reference numerals.
次に、本発明の実施例の動作について説明する。アンテ
ナ401、チユーナ405、IF・映像検波回路406
で処理された映像信号は、同期分離回路407により同
期信号を分離し、さらに2倍の繰り返し周波数をもつ水
平同期信号を発生する。この2倍の周波数の水平同期信
号と垂直同期信号とにより、偏向回路502は走査系を
駆動する。走査線変換回路501で変換された映像信号
は、映像処理回路403により各種のコントロール(例
えば、コントラスト,色相,飽和度,画質等)が施され
た後、ブラウン管404に表示される。Next, the operation of the embodiment of the present invention will be described. Antenna 401, tuner 405, IF / video detection circuit 406
The video signal processed in (1) is separated by a sync separation circuit 407 to generate a horizontal sync signal having a double repetition frequency. The deflection circuit 502 drives the scanning system by the horizontal synchronizing signal and the vertical synchronizing signal having the doubled frequency. The video signal converted by the scanning line conversion circuit 501 is displayed on the cathode ray tube 404 after being subjected to various controls (for example, contrast, hue, saturation, image quality, etc.) by the video processing circuit 403.
次に、走査線変換回路501について第2A図に詳細な
ブロツク図を示し、その動作を説明する。Next, a detailed block diagram of the scanning line conversion circuit 501 is shown in FIG. 2A, and its operation will be described.
第2A図において601は輝度信号入力端子、602は
フイールドメモリ、603はスイツチ(S1)、604,6
05はラインバツフアメモリ、606はスイツチ(S2)、
607はスイツチ(S3)、608,609,610はライ
ンメモリ、611はスイツチ(S4)、612は平均器、6
13は信号多重器、614は輝度信号出力端子、615
は同期信号入力端子、616は制御回路、617は画面
切換スイツチ(S5)である。In FIG. 2A, 601 is a luminance signal input terminal, 602 is a field memory, 603 is a switch (S 1 ), 604, 6
05 is a line buffer memory, 606 is a switch (S 2 ),
607 is a switch (S 3 ), 608, 609 and 610 are line memories, 611 is a switch (S 4 ), 612 is an averager, 6
13 is a signal multiplexer, 614 is a luminance signal output terminal, 615
Is a sync signal input terminal, 616 is a control circuit, and 617 is a screen switching switch (S 5 ).
最初に輝度信号について説明する。まず、入力端子60
1に輝度信号が入力した時、フイールドメモリ602は
1フイールド分の映像を記憶する。記憶されている画面
はフイールド毎に新しい画面が書込まれるため、現在の
映像とフイールドメモリに記憶された映像は常に1フイ
ールドずれている。画面切換スイツチ617を2画面側
に切換えると、制御回路616から出力される制御信号
によりフイールドメモリ602が制御されて、その書込
みが停止し読出しだけの状態となる。同状態の時、フイ
ールドメモリ602の出力には静止した画像情報が出力
される。First, the luminance signal will be described. First, the input terminal 60
When the luminance signal is input to 1, the field memory 602 stores the image for one field. Since a new screen is written for each stored field, the current image and the image stored in the field memory are always shifted by one field. When the screen switching switch 617 is switched to the 2 screen side, the field memory 602 is controlled by the control signal output from the control circuit 616, and the writing is stopped and only the reading is performed. In the same state, the still image information is output to the output of the field memory 602.
この画像情報はスイツチ(S1)603によりラインバツフ
アメモリ604,605のいずれか一方が選択されて書
込まれる。一方のラインバツフアメモリ(例えば60
4)が書込みの時、もう一方のラインバツフアメモリ
(例えば605)は読出し状態となり、スイツチ(S2)6
06と接続されて画像情報が出力される。このラインバ
ツフアは書込み時の4倍の速さのクロツクで画像情報を
読出すため、水平周波数が通常の2倍のテレビジヨンに
写せば、画像は水平方向に1/2に圧縮される。This image information is written by selecting one of the line buffer memories 604 and 605 by the switch (S 1 ) 603. One line buffer memory (eg 60
When 4) is writing, the other line buffer memory (for example, 605) is in the reading state, and the switch (S 2 ) 6
The image information is output by connecting with 06. Since this line buffer reads the image information at a clock which is four times as fast as when writing, the image is compressed in half in the horizontal direction when it is displayed on a television whose horizontal frequency is twice the normal frequency.
次にもう一方の信号の流れであるラインメモリの動作に
ついて説明する。Next, the operation of the line memory, which is the other signal flow, will be described.
入力端子601から輝度信号が入力した時、スイツチ(S
3)607は水平周期毎に切り換わり、次段のラインメモ
リのいずれか一つに信号を接続する。ラインメモリは第
3図に示すように書込み(W)は通常の速さで行ない。読
出し(R)は書込み時の2倍の速さで読出す。これを3つ
のラインメモリが第3図に示すようなタイミングで交互
に繰返すことにより連続した2倍の速さの映像信号が得
られる。スイツチ(S4)611はラインメモリから出力し
てきた映像信号を第3図A,Bのように切り換えて2系
統の連続した映像信号を出力する。When a luminance signal is input from the input terminal 601, the switch (S
3 ) 607 switches at every horizontal cycle and connects the signal to any one of the line memories in the next stage. In the line memory, writing (W) is performed at a normal speed as shown in FIG. Read (R) is twice as fast as writing. The three line memories alternately repeat this at the timings shown in FIG. 3 to obtain a continuous video signal at twice the speed. The switch (S 4 ) 611 switches the video signal output from the line memory as shown in FIGS. 3A and 3B and outputs two continuous video signals.
尚、A信号列とB信号列は常にA信号列の方がB信号列
より1/2水平周期だけ遅れている。The A signal train and the B signal train are always delayed by 1/2 horizontal cycle from the B signal train.
このA信号列とB信号列を平均器612により平均をと
れば、第3図Cに示すように上下の走査線間に新たに上
下走査線の平均をとつた走査線が補間された高画質な信
号が得られる。また、平均器612において、A信号列
からB信号列のどちらか一方だけを取りだせば、走査線
が2度繰返しの高画質な信号が得られる。If the A signal sequence and the B signal sequence are averaged by the averaging unit 612, a high-quality image in which a scanning line obtained by newly averaging the upper and lower scanning lines is interpolated between the upper and lower scanning lines as shown in FIG. 3C. Signal is obtained. Further, if only one of the A signal train and the B signal train is taken out by the averaging device 612, a high-quality signal in which the scanning line is repeated twice can be obtained.
ここで、第2A図中の画面切換スイツチ(S5)617を2
画面側に切換えた時、制御回路616から出力される制
御信号により3つのラインメモリ608,609,61
0は、書込み時に映像情報の量を半分にし、読出しは書
込み時の2倍の速さで読出す。Here, the screen switching switch (S 5 ) 617 in FIG.
When switching to the screen side, the three line memories 608, 609, 61 are controlled by the control signal output from the control circuit 616.
When 0, the amount of video information is halved at the time of writing, and reading is performed at twice the speed at the time of writing.
その様子を第4図を用いて説明する。同図の長方形は一
つのラインメモリを示し、その中の1区切りが1サンプ
ルのはいるマスを示す。同図(a)は通常のラインメモリ
の動作を示し映像情報が順番に1から書込まれる。(b)
は2画面時のラインメモリの様子を示しており、映像情
報は1から順番に送られてくるが、書込み時に映像情報
を1つおきに書込み事によつて情報量を半分にする。This will be described with reference to FIG. The rectangle in the same figure shows one line memory, and one division in the rectangle shows a cell in which one sample is inserted. FIG. 3A shows the operation of a normal line memory, and video information is written from 1 in order. (b)
Shows the state of the line memory in the case of two screens, and the video information is sent in order from 1, but the information amount is halved by writing every other video information at the time of writing.
読出しは通常通りに頭から2倍の速さで読出す事によ
り、出力には水平方向に1/2に圧縮された映像情報が
得られる。また信号多重器613により、第5図に見ら
れるように画面の真中で左側に動画、右側に静止画を写
し出す操作をする事により、同図に見られるような所望
画像の静止画をその動画と同時に見ることができる。画
面切換スイツチ(S5)617を通常画面に切換えれば、画
面は1画面となり通常の動画を見ることができる。The reading is performed at a speed twice as fast as usual from the head, so that the image information compressed in the horizontal direction by 1/2 is obtained at the output. Further, by operating the signal multiplexer 613 to project a moving image on the left side and a still image on the right side in the center of the screen as shown in FIG. 5, a still image of a desired image as shown in FIG. You can see it at the same time. If the screen switch (S 5 ) 617 is switched to the normal screen, the screen becomes one screen and a normal moving image can be viewed.
次に色差信号について説明する。Next, the color difference signal will be described.
第2B図は第1図中の走査線変換回路501の色差信号
の処理を示すブロツク図であり、620,621は色差信
号入力端子、622は色差信号多重器、623は色差信
号分離器、624,625は色差信号出力端子である。また、
第2A図と同一部分には同一符号を付し、その動作は輝
度信号の場合と同じなので説明を省略する。FIG. 2B is a block diagram showing the processing of the color difference signals of the scanning line conversion circuit 501 in FIG. 1, 620 and 621 are color difference signal input terminals, 622 is a color difference signal multiplexer, 623 is a color difference signal separator, and 624. , 625 are color difference signal output terminals. Also,
The same parts as those in FIG. 2A are designated by the same reference numerals, and the operation thereof is the same as that of the case of the luminance signal, and thus the description thereof is omitted.
色差信号(R-Y,B-Y)が色差信号入力端子620,621にそ
れぞれ第2C図イ,ロに示すように入力した時、色差信
号多重器622は第2C図ハに示すように2つの色差信
号を点順次に多重する。When the color difference signals (RY, BY) are input to the color difference signal input terminals 620 and 621 as shown in FIGS. 2C and 2C, respectively, the color difference signal multiplexer 622 outputs two color difference signals as shown in FIG. 2C. Dot-sequential multiplexing.
ここで色差信号は輝度信号に比べて情報量が半分になる
が、色差信号の周波数帯域が輝度信号のそれに比べて狭
いので、視覚上何ら問題はない。Here, the color difference signal has half the amount of information as compared with the luminance signal, but since the frequency band of the color difference signal is narrower than that of the luminance signal, there is no visual problem.
こうして多重された色差信号は輝度信号と同様に処理さ
れ色差信号分離器623に入力される。色差信号分離器
623は、色差信号多重器622と逆の操作を行う。つ
まり、点順次に多重された色差信号を交互に2系統の出
力に取り出す事により、色差信号出力端子624,62
5には分離された色差信号(R-Y,B-Y)が得られる。The thus-multiplexed color difference signals are processed in the same manner as the luminance signals and input to the color difference signal separator 623. The color difference signal separator 623 performs an operation reverse to that of the color difference signal multiplexer 622. That is, the color-difference signals multiplexed in a dot-sequential manner are alternately taken out to the outputs of the two systems, so that the color-difference signal output terminals 624, 62
In 5, the separated color difference signals (RY, BY) are obtained.
また、静止画を白黒画面として表示する場合には、第2
B図のフイールドメモリ602、スイツチ(S1)603、
ラインバルフア604,605、スイツチ(S2)606を
取り去るだけで実現できる。Also, when displaying a still image as a black and white screen, the second
Field memory 602, switch (S 1 ) 603 in FIG.
This can be achieved simply by removing the line barriers 604 and 605 and the switch (S 2 ) 606.
本発明によれば、ラインメモリと簡単なフイールドメモ
リを備える事により、通常動画に対しては走査線数が2
倍の高画質な映像を得ることができ、2画面に対しては
動画は走査線数が2倍の高画質な映像であり、静止画は
走査線数が2倍で所望の映像を静止させて見ることがで
きる。また、フイールドメモリは容量が小さくて済むの
で、2画面テレビジヨン受信機をより経済的に実現でき
るという効果がある。According to the present invention, by providing the line memory and the simple field memory, the number of scanning lines is 2 for a normal moving image.
You can get a double high-quality image, and a moving image is a high-quality image with twice the number of scanning lines for two screens. Can be seen. Further, since the field memory has a small capacity, there is an effect that the two-screen television receiver can be realized more economically.
第1図は本発明の一実施例を示すブロツク図、第2A図
は輝度信号の走査線変換回路の一具体例を示すブロツク
図、第2B図は色差信号の走査線変換回路の一具体例を
示すブロツク図、第2C図は色差信号の多重方法を説明
する模式図、第3図はラインメモリの動作を示すタイミ
ング図、第4図は2画面時のラインメモリの動作を説明
する模式図、第5図は本発明による2画面テレビの画面
の概念図、第6図はP in P(ピクチヤ・イン・ピク
チヤ)画面の概念図、第7図、第8図はそれぞれ小画面
挿入法を説明するための説明図、第9図は従来の小画面
挿入テレビを示すブロツク図、である。 符号説明 401……アンテナ、403……映像処理回路、404
……ブラウン管、405……チユーナ、406……IF
・映像検波回路、407……同期分離回路、501……
走査線変換回路、502……偏向回路、601……輝度
信号入力端子、602……フイールドメモリ、603…
…スイツチ(S1)、604,605……ラインバルフア、606
……スイツチ(S2)、607……スイツチ(S3)、608,60
9,610……ラインメモリ、611……スイツチ(S4)、6
12……平均器、613……信号多重器、614……輝
度信号出力端子、615……同期信号入力端子、616
……制御回路、617……画面切換スイツチ(S5)、62
0,621……色差信号入力端子、622……色差信号多重
器、623……色差信号分離器、624,625……色差信号
出力端子FIG. 1 is a block diagram showing an embodiment of the present invention, FIG. 2A is a block diagram showing a specific example of a scanning line conversion circuit for luminance signals, and FIG. 2B is a specific example of a scanning line conversion circuit for color difference signals. FIG. 2C is a schematic diagram illustrating a method of multiplexing color difference signals, FIG. 3 is a timing diagram illustrating the operation of the line memory, and FIG. 4 is a schematic diagram illustrating the operation of the line memory when two screens are displayed. FIG. 5 is a conceptual diagram of a screen of a dual-screen television according to the present invention, FIG. 6 is a conceptual diagram of a P in P (picture in picture) screen, and FIGS. 7 and 8 show a small screen insertion method, respectively. FIG. 9 is an explanatory diagram for explaining, and is a block diagram showing a conventional small screen insertion television. Reference numeral 401 ... Antenna, 403 ... Image processing circuit, 404
…… CRT, 405 …… Chuna, 406 …… IF
・ Video detection circuit, 407 ... Sync separation circuit, 501 ...
Scanning line conversion circuit, 502 ... Deflection circuit, 601 ... Luminance signal input terminal, 602 ... Field memory, 603 ...
… Switch (S 1 ), 604, 605 …… Reinbarhua, 606
...... Switch (S 2 ), 607 …… Switch (S 3 ), 608, 60
9,610 …… Line memory, 611 …… Switch (S 4 ), 6
12 ... Averager, 613 ... Signal multiplexer, 614 ... Luminance signal output terminal, 615 ... Sync signal input terminal, 616
...... Control circuit, 617 ...... Screen switching switch (S 5 ), 62
0,621 ... color difference signal input terminal, 622 ... color difference signal multiplexer, 623 ... color difference signal separator, 624, 625 ... color difference signal output terminal
Claims (2)
るラインメモリを複数個備え、入力される映像信号のこ
れらラインメモリへの書込み、読出しを制御してライン
補間信号を作り出すことにより、入力される前記映像信
号としての2:1インタレース走査方式によるテレビジ
ヨン信号を、1:1ノンインタレース走査方式によるテ
レビジヨン信号に変換して出力するテレビジヨン信号変
換手段(以下、TV信号変換手段と略す)をもち、表示
画面の高画質化を可能にしたテレビジヨン受信機におい
て、 1フイールド分の映像信号を記憶できるフイールドメモ
リと、複数個のラインバツフアメモリと、を具備し、前
記フイールドメモリから繰り返し読出される同じ映像信
号のこれらラインバツフアメモリへの書込み、読出しを
制御することにより、画面に表示された場合、寸法的に
縮小された画面で表示される静止画信号を作成して出力
する静止画信号作成手段と、 画面切換手段と、 を有し、画面切換手段が通常画面の側から2画面の側へ
切り換えられたときは、前記TV信号変換手段から出力
されるTV信号を寸法的に縮小された画面で表示される
TV信号に変換して、前記静止画信号作成手段から出力
される静止画信号と共に、同一画面に、動画と静止画の
2画面として表示するようにしたことを特徴とする2画
面表示機能付高画質テレビジヨン受信機。1. A line memory comprising a plurality of line memories capable of storing a video signal for one line in a horizontal direction, and controlling writing and reading of an input video signal to and from the line memory to generate a line interpolation signal The television signal converting means (hereinafter, referred to as TV signal converting means) for converting the television signal by the 2: 1 interlace scanning method as the video signal to a television signal by the 1: 1 non-interlace scanning method and outputting the television signal. And a plurality of line buffer memories, and a field memory capable of storing a video signal of one field, and a plurality of line buffer memories. Controlling writing and reading of the same video signal repeatedly read from the memory to these line buffer memories Therefore, when it is displayed on the screen, it has a still image signal creating means for creating and outputting a still image signal displayed on a dimensionally reduced screen, and a screen switching means. When the screen side is switched to the two-screen side, the TV signal output from the TV signal converting means is converted into a TV signal displayed on a dimensionally reduced screen to generate the still image signal. A high-definition television receiver with a dual-screen display function, characterized in that it is displayed on the same screen as two screens, a moving image and a still image, together with the still image signal output from the means.
受信機において、入力されたテレビジヨン信号をYC分
離することにより得られる2つの色差信号については、
これを点順次に多重してから、前記TV信号変換手段お
よび静止画信号作成手段において信号処理するようにし
たことを特徴とするテレビジヨン受信機。2. A television receiver according to claim 1, wherein two color difference signals obtained by YC separating an inputted television signal are:
A television receiver characterized in that these signals are dot-sequentially multiplexed and then processed in the TV signal converting means and the still image signal creating means.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4828685A JPH0638649B2 (en) | 1985-03-13 | 1985-03-13 | High-definition television receiver with dual-screen display function |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4828685A JPH0638649B2 (en) | 1985-03-13 | 1985-03-13 | High-definition television receiver with dual-screen display function |
Related Child Applications (3)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13551695A Division JPH0846889A (en) | 1995-06-02 | 1995-06-02 | High-definition television receiver with dual-screen display function |
| JP13551795A Division JPH0851576A (en) | 1995-06-02 | 1995-06-02 | High-definition television receiver with dual-screen display function |
| JP7135515A Division JP2713699B2 (en) | 1995-06-02 | 1995-06-02 | High-definition television receiver with two-screen display function |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61208981A JPS61208981A (en) | 1986-09-17 |
| JPH0638649B2 true JPH0638649B2 (en) | 1994-05-18 |
Family
ID=12799189
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4828685A Expired - Fee Related JPH0638649B2 (en) | 1985-03-13 | 1985-03-13 | High-definition television receiver with dual-screen display function |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0638649B2 (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE69423500T2 (en) * | 1994-12-12 | 2000-09-14 | Sony-Wega Produktions Gmbh | Method and device for the simultaneous display of two images |
| CN111798972B (en) * | 2020-07-02 | 2024-12-06 | 优利德科技(中国)股份有限公司 | A method, device and system for realizing front and rear visual detection based on a thermometer |
-
1985
- 1985-03-13 JP JP4828685A patent/JPH0638649B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61208981A (en) | 1986-09-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100255907B1 (en) | Video signal converter and TV signal processor | |
| US5729300A (en) | Double-screen simultaneous viewing circuit of a wide-television | |
| EP0717562B1 (en) | Method and apparatus for displaying two video pictures simultaneously | |
| US5173777A (en) | Circuit configuration for inset-image keying in a television set having only one tuner | |
| KR920004813Y1 (en) | Screen overlay | |
| JP2713699B2 (en) | High-definition television receiver with two-screen display function | |
| JP2685432B2 (en) | Television receiver with two-screen display function | |
| JPH0638649B2 (en) | High-definition television receiver with dual-screen display function | |
| JPH0851576A (en) | High-definition television receiver with dual-screen display function | |
| JPH0846889A (en) | High-definition television receiver with dual-screen display function | |
| JP2545853B2 (en) | Television receiver capable of simultaneously displaying multi-system signals | |
| JP2749032B2 (en) | Television receiver | |
| JP2993460B2 (en) | Television receiver with two-screen display function | |
| KR0148187B1 (en) | Double screen and pip circuit | |
| JPH0292077A (en) | Video signal display device | |
| JP2545631B2 (en) | Television receiver | |
| JP2690790B2 (en) | Television receiver | |
| JPH0793738B2 (en) | Video signal format converter | |
| JP3258754B2 (en) | Television receiver | |
| JP3712287B2 (en) | Video image display method | |
| JPH09214851A (en) | Television receiver | |
| JPH07231406A (en) | Slave screen display circuit with caption moving function | |
| JPH0998393A (en) | Television receiver for teletext | |
| EP0838944A1 (en) | TV receiver with teletext function | |
| JPH04103280A (en) | High definition television receiver |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |