JPS575140A - Data processing system equipped with standard bus - Google Patents

Data processing system equipped with standard bus

Info

Publication number
JPS575140A
JPS575140A JP7817880A JP7817880A JPS575140A JP S575140 A JPS575140 A JP S575140A JP 7817880 A JP7817880 A JP 7817880A JP 7817880 A JP7817880 A JP 7817880A JP S575140 A JPS575140 A JP S575140A
Authority
JP
Japan
Prior art keywords
bus
data processing
processing system
system equipped
interface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7817880A
Other languages
Japanese (ja)
Inventor
Juichi Maesumi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP7817880A priority Critical patent/JPS575140A/en
Publication of JPS575140A publication Critical patent/JPS575140A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4027Coupling between buses using bus bridges

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)

Abstract

PURPOSE:To extend a bus line securely with extremely ease, by controlling efficiently the switching of directions of the bus line of a standard bus to which various equipments are connectable. CONSTITUTION:When a standard interface bus 20A is connected to an extended interface bus 20B via an adapter 21, the adapter 21 has control at either side of the interface buses 20A and 20B, and a function of control over the state of a talker, and bus-direction switching and connection are carried out suitably. Therefore, equipments 241-24n connectable to the interface bus 20B are installed at distances.
JP7817880A 1980-06-10 1980-06-10 Data processing system equipped with standard bus Pending JPS575140A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7817880A JPS575140A (en) 1980-06-10 1980-06-10 Data processing system equipped with standard bus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7817880A JPS575140A (en) 1980-06-10 1980-06-10 Data processing system equipped with standard bus

Publications (1)

Publication Number Publication Date
JPS575140A true JPS575140A (en) 1982-01-11

Family

ID=13654703

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7817880A Pending JPS575140A (en) 1980-06-10 1980-06-10 Data processing system equipped with standard bus

Country Status (1)

Country Link
JP (1) JPS575140A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0285949A (en) * 1988-09-22 1990-03-27 Nec Corp General-purpose interface bus controller

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0285949A (en) * 1988-09-22 1990-03-27 Nec Corp General-purpose interface bus controller

Similar Documents

Publication Publication Date Title
WO1993004413A1 (en) Emergency stop circuit of teaching control panel
AU565167B2 (en) Control system for ethylene polymerisation reactor
AU525682B2 (en) Computer pipe line control system
JPS575140A (en) Data processing system equipped with standard bus
YU42429B (en) Communication controller with double microprocessors for system for data processing
AU542160B2 (en) Data processing system having dual-channel system bus
JPS55123704A (en) Maintenance device of control unit
JPS54117603A (en) Line monitor system
JPS5743217A (en) Hierarchical structure bidirectional bus controlling system
JPS5725059A (en) Bus control system
AU537749B2 (en) Digital telephone exchange with fast control signal processor.
JPS5759221A (en) Dma transfer controlling system
JPS56105504A (en) Control device
JPS5715545A (en) Line switching device
JPS575141A (en) Bus control system
JPS57147392A (en) Multiplex transmitting system of car
JPS57109025A (en) Interface controlling system
JPS57120136A (en) Inhibiting system of input and output bus
JPS57178524A (en) Interruption controlling system
JPS5732160A (en) Cluster type terminal equipment control system
JPS5657101A (en) Control system switching system
JPS5613856A (en) Signal transmitting system
JPS5391639A (en) Power supply system in i/o interface circuit
JPS6473447A (en) System for controlling low order device
JPS57166623A (en) Channel device