JPS582045A - Wiring method - Google Patents

Wiring method

Info

Publication number
JPS582045A
JPS582045A JP10081181A JP10081181A JPS582045A JP S582045 A JPS582045 A JP S582045A JP 10081181 A JP10081181 A JP 10081181A JP 10081181 A JP10081181 A JP 10081181A JP S582045 A JPS582045 A JP S582045A
Authority
JP
Japan
Prior art keywords
wiring
contact
substrate
metal
melting point
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10081181A
Other languages
Japanese (ja)
Inventor
Shuji Asai
浅井 周二
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP10081181A priority Critical patent/JPS582045A/en
Publication of JPS582045A publication Critical patent/JPS582045A/en
Pending legal-status Critical Current

Links

Landscapes

  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

PURPOSE:To obtain an excellent electrical contact with Al by a method wherein, after a metal wiring having a high melting point base metal has been formed in such a manner that it comes in contact with the prescribed region on the Al wiring on a substrate, a heat treatment is performed. CONSTITUTION:The Al wiring 1 is formed on the substrate; The metal wiring 2, having a high melting point base metal, is formed in such a manner that it comes in contact with the prescribed region on the wiring 1. Then, the substrate is heated up by maintaining it in a nitride atmosphere of 250-450 deg.C for several minutes. As a result, an execellent electrical contact with Al can be obtained.

Description

【発明の詳細な説明】 “  不発明は來積回路の多ノー配線方沃vc関し、持
にAl  との′−気的接触t4る方法に関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a multi-node wiring method for an integrated circuit, and particularly to a method for making gaseous contact with Al.

A1は、Auに次ぐ!電導体であり、砿細〃ロエ性もよ
く、責価であるために、半導体や集積回路などの配線金
属として用いられる。Atは菟気中の水分や水を用いた
処理などにより表面に数十nmのアルミナ層が生じ、ア
ルミナは不導体のため、貧4tただ接触させただけでは
媛触抵抗が大きく、金属を擦り付けΦなり欠きψトtな
りしてアルミナ層を破るようにし、iいと、嫉触砥に/
Lを小さくすることはできない。貞積1gl路において
は、接触部分が100μm角以上と大きいときは、Or
、Ti、M。
A1 is second only to Au! It is an electrical conductor, has good fineness and low resistance, and is used as a wiring metal for semiconductors and integrated circuits. An alumina layer of several tens of nanometers is formed on the surface of At due to treatment with moisture in the air or water, and since alumina is a nonconductor, contact resistance is large when just touching the metal. Φ or notch ψ or t to break the alumina layer;
L cannot be made smaller. In a 1gl road, if the contact area is large, 100 μm square or more,
, Ti, M.

などの高融点金属kA層した後人t、Ptなとの低抵抗
金属を4続して蒸着すれば、接触抵抗すよ小さくて問題
はなかった。しかし、接触部分が畝μm角と小さくなる
と、接触抵抗が大きくなり、まったく導通しないことも
生じた。
If a layer of a high melting point metal such as kA was formed and then four low resistance metals such as Pt were successively deposited, the contact resistance would be very small and there would be no problem. However, when the contact area is as small as the ridge μm square, the contact resistance becomes large, and sometimes there is no conduction at all.

不発明の目的は、媛触面棟が小さくてもAI との良好
な電気的接触を得ることができる配一方法を提供するこ
とにある。
An object of the present invention is to provide a distribution method that can obtain good electrical contact with the AI even if the tactile surface ridge is small.

本発明によルば、基板上にAI配線を形成し、前記AI
配線上の所定の義賊に従するように高一点金JI4に下
端とした金属配線を形成した後、7111熱することを
待機とした配線方法が得られる。
According to the present invention, an AI wiring is formed on a substrate, and the AI wiring is formed on a substrate.
A wiring method is obtained in which the metal wiring is heated at 7111 after forming the metal wiring with the lower end on high single point gold JI4 so as to follow a predetermined pattern on the wiring.

以F、本発明についての実施例を図面を用いて総明する
Hereinafter, embodiments of the present invention will be explained with reference to the drawings.

第1凶(a) 、 lbJは、本発明の一実施例ta明
するための図である。第1図(a)の15に粕は基板上
にホトレジストを用いiζリフトオフ法にLり厚さ約1
、LlμIn OA l パターン1を形成し、 m 
1−tb>o x −5にホトレジストリフトオフ法に
よりTi約α1μm%AI約OJμ+n、Pt約0.1
μin  tm41gして電子統脇着機により蒸麺し°
C金属パターン2を形成し、この基板τ菫−芥曲気中で
250〜450℃に畝分閾以上保持することによりAI
  、4:U′4気的接触a−14ゐことができ、り。
Figure 1 (a) is a diagram for explaining an embodiment of the present invention. At 15 in Fig. 1(a), the lees were removed using the iζ lift-off method using a photoresist on the substrate to a thickness of approximately 1.
, LlμIn OA l pattern 1 is formed, m
1-tb>ox-5 by photoresist lift-off method: Ti about α1 μm% AI about OJμ+n, Pt about 0.1
μin tm41g and steamed noodles using an electronic side dressing machine°
By forming a C metal pattern 2 and holding this substrate at a temperature of 250 to 450°C above the ridge threshold in a τ violet-curved air, the AI
, 4: U'4 gaseous contact a-14.

嫁御パターン2にシいC1’I’i/よ一融点金M、A
lは*am*a4、PttiA1表面の酸化t−ぐfc
d)のものである。そして、ム鳳パターンlと全組パタ
ーン2の−M婦分は4μm角である。
Wife pattern 2 C1'I'i/Yoichi melting point gold M, A
l is *am*a4, oxidized t-gfc on the surface of PttiA1
d). The -M portion of the pattern 1 and the total pattern 2 is 4 μm square.

ル成し/CC構機パターン20両44O)’ tl、ド
にPt癲を当てて−り疋し瓦パ、ド1−孤仇から、一定
保NZ一度の1−一τ第2図に示す。挾鷹抵仇は保持一
度が^くなるVCつれて小さくなり、350℃で厳小に
なり、これ以上^く/ぼると、また大きくなる。
Rule formation / CC mechanism pattern 20 cars 44O)' tl, apply Pt wire to do - rivet tile pa, do 1 - from lone, constant maintenance NZ once 1-1 τ shown in Figure 2 . The resistance decreases as the VC increases, becomes extremely small at 350°C, and increases again if the temperature rises further.

mwtが400℃以上で抵抗が大さくなるのは人1 と
Tiが共晶反応するためと考えらfLる。よって熱処理
のL−1,持温度は250〜450℃の範囲が適当であ
る。そ゛して、350℃で10分間保持したものの接触
抵抗は1.32±0.57iI(95%分布限界)であ
る。
The reason why the resistance becomes large when mwt is 400°C or higher is thought to be due to the eutectic reaction between Ni and Ti. Therefore, L-1, the holding temperature of the heat treatment, is suitably in the range of 250 to 450°C. Therefore, the contact resistance after being held at 350° C. for 10 minutes was 1.32±0.57 iI (95% distribution limit).

また、400℃でピークVCなり300℃間が3〜4分
になるような山伏に加熱しても、3.52±1.74M
になる。
In addition, even if heated to a Yamabushi where the peak VC is at 400℃ and the time between 300℃ is 3 to 4 minutes, it will be 3.52±1.74M.
become.

このよ5を本発明により、A1 との接触−分が数μm
角と小さくても接触抵抗、ユ認Ωと小さく、熱感Jl!
j#は数百Mであったことからも、本発明のAJ果は・
Aらかである。    。
According to the present invention, the contact time with A1 is several μm.
Even if the corner is small, the contact resistance is as small as Ω, and the heat sensation is high!
Since j# was several hundred M, the AJ effect of the present invention is
A. It's easy. .

実施−では、高融点貧属としC’l’ i 倉用いたが
凶のOr、+mO,Taなどを用いてもムい。  。
In the implementation, C'l' i was used as a high melting point poor metal, but it is also not possible to use poor metals such as Or, +mO, Ta, etc. .

【図面の簡単な説明】[Brief explanation of drawings]

a41凶wi A l とのmm的接触を得るための本
発明の^施例t’d明Iる九めの図でめり。lは杷縁譲
叔上のム亀パターン、2+1T>/hl/P@ o積層
!il @ l)−らtlる貧旙パターン。漠2図は熱
処理の保持一度と接触抵抗の関係を示す図であ机オ 1
a1′ ((2)  ″ (b)
An example of the present invention for obtaining mm contact with a41 A l is illustrated in the ninth figure. l is a mukame pattern on a loquat, 2+1T>/hl/P@o lamination! il @ l)-etlru poor pattern. Figure 2 shows the relationship between heat treatment retention and contact resistance.
a1′ ((2) ″ (b)

Claims (1)

【特許請求の範囲】 1、基板上にAI 配4IINを形成し、前記A1 配
線上の所疋の領域に巌するように一融点金slを下地と
した*属配縁を形成した後、加熱することを特徴とする
配線方法。 2.1IIIl融点金属としてLJ を用い、250〜
450℃で加熱すること*Wt徴とする待奸−求の範囲
第1項に記載の配線方法。  ・
[Claims] 1. After forming an AI interconnection 4IIN on a substrate and forming an *metal interconnection with a single melting point gold SL as a base so as to extend over a designated area on the A1 interconnection, heating is performed. A wiring method characterized by: 2.1III Using LJ as the melting point metal, 250~
The wiring method according to item 1, which includes heating at 450° C. *Wt characteristics.・
JP10081181A 1981-06-29 1981-06-29 Wiring method Pending JPS582045A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10081181A JPS582045A (en) 1981-06-29 1981-06-29 Wiring method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10081181A JPS582045A (en) 1981-06-29 1981-06-29 Wiring method

Publications (1)

Publication Number Publication Date
JPS582045A true JPS582045A (en) 1983-01-07

Family

ID=14283739

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10081181A Pending JPS582045A (en) 1981-06-29 1981-06-29 Wiring method

Country Status (1)

Country Link
JP (1) JPS582045A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60245510A (en) * 1984-05-21 1985-12-05 株式会社 宮園製作所 Polishing device for foundation tile
JPS6159010U (en) * 1984-09-25 1986-04-21

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60245510A (en) * 1984-05-21 1985-12-05 株式会社 宮園製作所 Polishing device for foundation tile
JPS6159010U (en) * 1984-09-25 1986-04-21

Similar Documents

Publication Publication Date Title
US4434544A (en) Multilayer circuit and process for manufacturing the same
JPS5815250A (en) Manufacture of semiconductor device
CN106413270A (en) Aluminum nitride ceramic circuit board and preparation method thereof
US3562040A (en) Method of uniformally and rapidly etching nichrome
JPS582045A (en) Wiring method
JPS61242039A (en) Semiconductor device
JPS6079721A (en) Method of forming semiconductor structure
US3501829A (en) Method of applying contacts to a microcircuit
JPS6046824B2 (en) Method for forming electrode wiring in semiconductor devices
JPS609166A (en) Manufacture of semiconductor device
JPS62114241A (en) Semiconductor device
CN208046995U (en) A kind of high density heat dissipation wiring board
JPH08138461A (en) Method for manufacturing substrate having conductive thin film
JPS582065A (en) Manufacture of semiconductor device
JPS5918632A (en) Formation of electrode of semiconductor device
JPS6193647A (en) Semiconductor device
JPS6125217B2 (en)
JPS58216442A (en) Forming method for aluminum wiring
JPS58204556A (en) Wiring method
JPH04217322A (en) Gate wiring of thin film transistor circuit
JPH0311737A (en) solid phase epitaxial
JP2534496B2 (en) Method for manufacturing semiconductor device
JPH0678001B2 (en) Thermal head
JPS5812450Y2 (en) semiconductor equipment
JPH04179231A (en) Formation of metal interconnection