JPS59111387A - 厚膜回路パタ−ンの形成方法 - Google Patents

厚膜回路パタ−ンの形成方法

Info

Publication number
JPS59111387A
JPS59111387A JP57221433A JP22143382A JPS59111387A JP S59111387 A JPS59111387 A JP S59111387A JP 57221433 A JP57221433 A JP 57221433A JP 22143382 A JP22143382 A JP 22143382A JP S59111387 A JPS59111387 A JP S59111387A
Authority
JP
Japan
Prior art keywords
substrate
thick film
drawing nozzle
circuit pattern
nozzle
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57221433A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6354237B2 (2
Inventor
慎一 工藤
朗 壁下
修一 村上
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP57221433A priority Critical patent/JPS59111387A/ja
Priority to DE8383307644T priority patent/DE3373380D1/de
Priority to EP83307644A priority patent/EP0113979B1/en
Publication of JPS59111387A publication Critical patent/JPS59111387A/ja
Priority to US06/802,950 priority patent/US4656048A/en
Publication of JPS6354237B2 publication Critical patent/JPS6354237B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Manufacturing Of Printed Wiring (AREA)
JP57221433A 1982-12-16 1982-12-16 厚膜回路パタ−ンの形成方法 Granted JPS59111387A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP57221433A JPS59111387A (ja) 1982-12-16 1982-12-16 厚膜回路パタ−ンの形成方法
DE8383307644T DE3373380D1 (en) 1982-12-16 1983-12-15 Method of forming thick film circuit patterns with a sufficiently wide and uniformly thick strip
EP83307644A EP0113979B1 (en) 1982-12-16 1983-12-15 Method of forming thick film circuit patterns with a sufficiently wide and uniformly thick strip
US06/802,950 US4656048A (en) 1982-12-16 1985-11-27 Method of forming thick film circuit patterns with a sufficiently wide and uniformly thick strip

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57221433A JPS59111387A (ja) 1982-12-16 1982-12-16 厚膜回路パタ−ンの形成方法

Publications (2)

Publication Number Publication Date
JPS59111387A true JPS59111387A (ja) 1984-06-27
JPS6354237B2 JPS6354237B2 (2) 1988-10-27

Family

ID=16766660

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57221433A Granted JPS59111387A (ja) 1982-12-16 1982-12-16 厚膜回路パタ−ンの形成方法

Country Status (1)

Country Link
JP (1) JPS59111387A (2)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63133694A (ja) * 1986-11-26 1988-06-06 ジューキ株式会社 厚膜回路形成における回路不良検出方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4831448A (2) * 1971-08-12 1973-04-25
JPS56133893A (en) * 1980-03-24 1981-10-20 Hitachi Ltd Method of printing thick film cirucit
JPS57132393A (en) * 1981-02-09 1982-08-16 Tokyo Shibaura Electric Co Method of producing electric circuit board
JPS57193089A (en) * 1981-05-22 1982-11-27 Nippon Electric Co Method of forming circuit pattern

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4831448A (2) * 1971-08-12 1973-04-25
JPS56133893A (en) * 1980-03-24 1981-10-20 Hitachi Ltd Method of printing thick film cirucit
JPS57132393A (en) * 1981-02-09 1982-08-16 Tokyo Shibaura Electric Co Method of producing electric circuit board
JPS57193089A (en) * 1981-05-22 1982-11-27 Nippon Electric Co Method of forming circuit pattern

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63133694A (ja) * 1986-11-26 1988-06-06 ジューキ株式会社 厚膜回路形成における回路不良検出方法

Also Published As

Publication number Publication date
JPS6354237B2 (2) 1988-10-27

Similar Documents

Publication Publication Date Title
KR920004038B1 (ko) 후막형성방법
JPS59111387A (ja) 厚膜回路パタ−ンの形成方法
JPS58173841A (ja) プロ−ブカ−ド
JPS61123192A (ja) 描画装置
JPS63211739A (ja) 半導体装置
TWI725638B (zh) 形成cof細密電路的方法及系統、cof及加工方法，刻製電路的系統及方法、加工電路板的方法及電路板
JPS59113686A (ja) 厚膜回路の形成方法
JPH05299786A (ja) プリント配線板
JPS6238266A (ja) ペ−スト吐出ノズル
JPS59111389A (ja) 厚膜回路の製造方法およびその装置
JP4322016B2 (ja) 応力センサの製造法
JPS6358991A (ja) 回路形成装置
JPH0476173B2 (2)
JPS60115290A (ja) パタ−ニング方法
JPH02312203A (ja) 厚膜抵抗体のトリミング方法
JPH05201061A (ja) 静電記録ヘッドの製造方法
JPS6146318B2 (2)
JPS6196797A (ja) 厚膜ｈｉｃ多層基板の製造方法
JPH0216790A (ja) 配線層形成法
JPH06209149A (ja) セラミック配線基板の製造法及びスナップライン形成装置
JPS6237957A (ja) 厚膜抵抗体の製造方法
JPS5359427A (en) Electrostatic recording material
JPS61231795A (ja) 厚膜スクリ−ン印刷によるパタ−ン形成方法
JPS59106190A (ja) 電子回路基板の製造方法
JPS6247186A (ja) 金の成膜方法