JPS5979351A - Method for containing program - Google Patents
Method for containing programInfo
- Publication number
- JPS5979351A JPS5979351A JP19006282A JP19006282A JPS5979351A JP S5979351 A JPS5979351 A JP S5979351A JP 19006282 A JP19006282 A JP 19006282A JP 19006282 A JP19006282 A JP 19006282A JP S5979351 A JPS5979351 A JP S5979351A
- Authority
- JP
- Japan
- Prior art keywords
- switch
- rom
- power
- ram
- contents
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/4401—Bootstrapping
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Abstract
Description
【発明の詳細な説明】
発明の技術分野
本発明はマイクロプロセッサ等を用いた制御回路におい
て制御に必要なプログラムを収容する方法に関し、特に
消費電力を低減することが可能なプログラム収容法に関
するものである。DETAILED DESCRIPTION OF THE INVENTION Technical Field of the Invention The present invention relates to a method for accommodating programs necessary for control in a control circuit using a microprocessor, and in particular to a method for accommodating programs that can reduce power consumption. be.
従来技術と問題点
マイクロプロセッサ等を用いた制御回路においては、従
来、読出し専用メモリ （以下ＲＯＭという）を有して
制御に必要なプロクラムをこれに落えておき、これから
読出されたプロクラムに従って制御を実行する方法が多
く用いられている。Conventional Technology and Problems Conventionally, control circuits using microprocessors, etc. have a read-only memory (hereinafter referred to as ROM) in which programs necessary for control are stored, and control is performed according to the read programs. There are many ways to do this.
しかしながらＲＯＭは一般に消費電力が大きいため、電
池を電源として動作する機器例えば携帯無線機等におい
ては、装置全体の消費電力を増大させる結果、装置の使
用可能時間が短くなるという問題があった。これに対し
ては、例えば當時はＲＯＭに電源を供給せず、プログラ
ムを読出ず必要があるときだｌＲＯＭに電源を供給して
これを動作状態にする方法も用いられているが、制御か
煩雑であるとともに消費電力低減上は必ずしも十分では
なかった・
発明の目的
本発明はこのような従来技術の問題点を解決しようとす
るものであって、その目的は、マイク１コプロセツサ等
を用いた制御回路において、ＲＯＭに収容されているプ
ログラムを読出し／書込みメモリ （以下ＲＡＭという
）に転送して、その記憶内容を用いて制御を行うように
するとともに、ＲＯＭの電源を断にすることによって、
消費電力の低減と機器使用時間の延長を可能にする方法
を提供することにある。However, since ROMs generally consume a large amount of power, devices that operate using batteries as a power source, such as portable radios, have a problem in that the power consumption of the entire device increases, resulting in a shortened usable time of the device. To deal with this, for example, a method is used in which power is not supplied to the ROM at the time and the program is not read out when necessary, but the method is used to supply power to the ROM and put it into operation, but this method requires control and is complicated. However, it was not necessarily sufficient to reduce power consumption.Objective of the InventionThe present invention is an attempt to solve the problems of the prior art, and its purpose is to provide control using a single microphone co-processor, etc. In the circuit, the program stored in the ROM is transferred to the read/write memory (hereinafter referred to as RAM) and the stored contents are used for control, and the power to the ROM is turned off.
The object of the present invention is to provide a method that enables reduction of power consumption and extension of device usage time.
発明の構成
上記の目的を達成するため本発明のプログラム収容法に
おいては、マイクロプロセッサ等を用いた制御回路にお
いて制御に必要なプログラムを収容したＲＯＭのほかに
ＲＡＭを具え、電源投入時ＲＯＭとＲＡＭのすべてに電
源を供給してまずＲＯＭの内容をマイクロプロセッサ経
由でＲＡＭに転送し、転送終了後はＲＡＭの内容に従っ
て命令の実行を行い、その初期の命令中にＲＯＭの電源
を断とする制御を行ってＲＯＭを切り離すようにするこ
とによって、消費電力の低減を可能にしたものである。Structure of the Invention In order to achieve the above object, in the program storage method of the present invention, a control circuit using a microprocessor or the like is provided with a RAM in addition to a ROM that stores programs necessary for control, and when the power is turned on, the ROM and RAM are connected to each other. , the contents of ROM are first transferred to RAM via the microprocessor, and after the transfer is completed, instructions are executed according to the contents of RAM, and the power of ROM is turned off during the initial instruction. By doing this and separating the ROM, it is possible to reduce power consumption.
発明の実施例
図は本発明のプログラム収容法の一実施例の構成を示し
たものである。図において１は電源制御用スイッチ（Ｓ
Ｗ） 、２はマイクロプロセッサ（ＣＰＵ） 、３はプ
ログラムを永久的に収容しているＲＯＭ、４はプログラ
ムを転送収容するためのＲＡＭ、５は書込み／読出し制
御用スイッチ（ＳＷ）、６は入出力（Ｉ １０）ボート
、７はプログラム収容用以外の目的に用いられるＲＡＭ
、８はハスラインである。Embodiment of the Invention The figure shows the configuration of an embodiment of the program accommodation method of the invention. In the figure, 1 is the power control switch (S
W), 2 is a microprocessor (CPU), 3 is a ROM that permanently stores programs, 4 is a RAM for transferring and storing programs, 5 is a write/read control switch (SW), and 6 is an input switch. Output (I 10) port, 7 is RAM used for purposes other than storing programs.
, 8 is the Hass line.
電源投入時スイッチ１は閉じていて、ＲＯＭ３を含む総
ての部分に電源が供給される。またスイッチ５はＲＡＭ
４に対する書込みおよび読出しが可能な状態にある。こ
の状態でマイクロプロ（セッサ２はＲＯＭ３の内容をす
べて読出して、これをスイッチ５を経由してＲＡＭ４に
転送し書込みを行う。転送が終了したとき、マイクロプ
ロセッサ１はＲＡＭ４に蓄積されたプログラムにおける
初期の命令によって、Ｉ１０ポート６を経てスイッチ１
を制御してＲＯＭ３の電源を断にするとともにスイッチ
５を制御してこれを読出し状態に固定する。以後、マイ
クロプロセッサ１はＲＡＭ４に蓄積されている内容に従
って所要の制御を行うが、この際消費電力の大きいＲＯ
Ｍ３は切りＭｌｔされているので、装置全体の消費電力
は大幅に低減される。When the power is turned on, the switch 1 is closed and power is supplied to all parts including the ROM 3. Also, switch 5 is RAM
4 can be written to and read from. In this state, the microprocessor (processor 2) reads all the contents of the ROM 3, transfers them to the RAM 4 via the switch 5, and writes them. When the transfer is completed, the microprocessor 1 An initial command causes switch 1 to be sent via I10 port 6.
is controlled to turn off the power to the ROM 3, and also controls the switch 5 to fix it in the read state. Thereafter, the microprocessor 1 performs necessary control according to the contents stored in the RAM 4, but at this time, the RO
Since M3 is turned off and Mlt is turned off, the power consumption of the entire device is significantly reduced.
発明の効果
以上説明したように本発明のプログラム収容法によれば
、プログラムを永久的に記憶するＲＯＭを有するので装
置全体の休止時にもプログラムの情幸肢を保持すること
ができ、動作時にはＲＯＭの内容を消費電力の少ないＲ
ＡＭに移してＲＡＭの内容によって所要の制御を行い、
ＲＯＭの電源は断とするので装置全体の消費電力を大幅
に低減することができ、従って電源容量の縮小と使用可
能時間の延長を図ることができるので、特に携帯無線機
等の携帯用の機器において効果的である。Effects of the Invention As explained above, according to the program storage method of the present invention, since it has a ROM that permanently stores the program, the contents of the program can be retained even when the entire device is stopped, and when the device is in operation, the ROM is The content of R with low power consumption
Transfer to AM and perform necessary control according to the contents of RAM.
Since the power to the ROM is turned off, the power consumption of the entire device can be significantly reduced, and therefore the power supply capacity can be reduced and the usable time can be extended, so it is especially suitable for portable devices such as portable radios. It is effective in
図は本発明のプログラム収容法の一実施例の構成を示す
図である。
１−電源制御用スイッチ（ＳＷ） 、２−マイクロプロ
セッサ（ＣＰＵ） 、３−読出し専用メモリ（ＲＯＭ）
、４−読出し／鶴込めメモリ （ＲＡＭ）、５−書込
み／続出し制御用スイッチ（ＳＷ） 、６−〜入出力（
Ｉｌｏ）ボート、７−続出し／書込みメモリ （ＲＡＭ
） 、８−ハスライン特許出願人 富士通株式会社The figure is a diagram showing the configuration of an embodiment of the program accommodation method of the present invention. 1-Power control switch (SW), 2-Microprocessor (CPU), 3-Read-only memory (ROM)
, 4-Read/Tsurukome memory (RAM), 5-Write/sequential output control switch (SW), 6-~Input/output (
Ilo) Boat, 7-Successive/Write Memory (RAM
), 8- Hassline Patent Applicant Fujitsu Limited
Claims (1)
いる第１の記憶素子を具え、該記憶素子の内容に基づい
て制御を実行する装置において、書込みおよび読出し可
能な第２の記憶素子と、前記５Ｉの記１．ｑ素子の内容
をプロセッサ経由で該第２の記憶素子に転送する手段と
を具え、第１の記憶素子から第２の記憶素子への転送終
了時第１の記憶素子の電源を断にして第２の記憶素子の
内容によって制御を実行することを特徴とするプログラ
ム収容法。In an apparatus comprising a first memory element such as a microprocessor that permanently stores a program, and executing control based on the contents of the memory element, a second memory element that is writable and readable; Note 1. means for transferring the contents of the q element to the second storage element via the processor, and when the transfer from the first storage element to the second storage element is completed, the first storage element is powered off and the second storage element is turned off. 2. A method for accommodating a program, characterized in that control is executed based on the contents of a memory element in step 2.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19006282A JPS5979351A (en) | 1982-10-29 | 1982-10-29 | Method for containing program |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19006282A JPS5979351A (en) | 1982-10-29 | 1982-10-29 | Method for containing program |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5979351A true JPS5979351A (en) | 1984-05-08 |
Family
ID=16251708
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19006282A Pending JPS5979351A (en) | 1982-10-29 | 1982-10-29 | Method for containing program |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5979351A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63286992A (en) * | 1987-05-19 | 1988-11-24 | Hitachi Maxell Ltd | Ic card |
| US5109521A (en) * | 1986-09-08 | 1992-04-28 | Compaq Computer Corporation | System for relocating dynamic memory address space having received microprocessor program steps from non-volatile memory to address space of non-volatile memory |
| US5963398A (en) * | 1994-06-06 | 1999-10-05 | Fujitsu Limited | Disk apparatus with voice coil motor |
| US6273624B1 (en) | 1996-03-04 | 2001-08-14 | Copyer Co. Ltd. | Image forming device |
-
1982
- 1982-10-29 JP JP19006282A patent/JPS5979351A/en active Pending
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5109521A (en) * | 1986-09-08 | 1992-04-28 | Compaq Computer Corporation | System for relocating dynamic memory address space having received microprocessor program steps from non-volatile memory to address space of non-volatile memory |
| JPS63286992A (en) * | 1987-05-19 | 1988-11-24 | Hitachi Maxell Ltd | Ic card |
| US5963398A (en) * | 1994-06-06 | 1999-10-05 | Fujitsu Limited | Disk apparatus with voice coil motor |
| US6016547A (en) * | 1994-06-06 | 2000-01-18 | Fujitsu Limited | Data processing apparatus with program allocating section for selectively allocating programs in first and second memory |
| US6137646A (en) * | 1994-06-06 | 2000-10-24 | Fujitsu Limited | Disk apparatus using coincidence detection to generate variable sector pulses |
| US6273624B1 (en) | 1996-03-04 | 2001-08-14 | Copyer Co. Ltd. | Image forming device |
| US6478491B2 (en) | 1996-03-04 | 2002-11-12 | Copyer Co., Ltd. | Image forming apparatus |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5979351A (en) | Method for containing program | |
| JPS6015708A (en) | Stored program type controller | |
| JPS6347812A (en) | Sleep mode controller | |
| JPH01162902A (en) | Compact program generating device for pc | |
| JPH04160422A (en) | Low power consumption type information processor | |
| JPS5941030A (en) | Microcomputer system | |
| JPH0833838B2 (en) | Computer system | |
| JPS61182103A (en) | Programmable controller | |
| JPH052529A (en) | Method and circuit for accessing flash memory | |
| JP2985244B2 (en) | Information processing device | |
| JPS6488836A (en) | Data processor | |
| JP2732890B2 (en) | Standby method for data processing equipment | |
| JPH04105110A (en) | Power controller | |
| JPS59206948A (en) | Information processing device | |
| JPH06119257A (en) | Large-scale integrated circuit with internal state saving structure | |
| JPH0426913Y2 (en) | ||
| JPH06223028A (en) | Suspend resume controller | |
| KR20070034392A (en) | Electronic device and control method | |
| JP2003076550A (en) | Data processing device, semiconductor circuit and data processing system | |
| JPH0511874A (en) | Information processor | |
| JPS58208850A (en) | Microprogram storage processing system | |
| JPH04328616A (en) | Information processor | |
| JPH11272347A (en) | Information processing apparatus and suspend / resume method in this information processing apparatus | |
| JPH049344B2 (en) | ||
| JPH054231U (en) | RAM reset circuit |