JPS6062154A - Charge transfer device - Google Patents
Charge transfer deviceInfo
- Publication number
- JPS6062154A JPS6062154A JP58169262A JP16926283A JPS6062154A JP S6062154 A JPS6062154 A JP S6062154A JP 58169262 A JP58169262 A JP 58169262A JP 16926283 A JP16926283 A JP 16926283A JP S6062154 A JPS6062154 A JP S6062154A
- Authority
- JP
- Japan
- Prior art keywords
- photodiode
- channel
- charge
- transfer device
- charge transfer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
- H10F39/00—Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
- H10F39/10—Integrated devices
- H10F39/12—Image sensors
- H10F39/15—Charge-coupled device [CCD] image sensors
- H10F39/158—Charge-coupled device [CCD] image sensors having arrangements for blooming suppression
Landscapes
- Solid State Image Pick-Up Elements (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
【発明の詳細な説明】
本発明は電荷転送装置に係シ、受光ダイオードと電荷転
送素子とMOSゲートとを備えだ電荷転送装置において
、受光ダイオード側のM OSゲートチャンネル内に、
チャンネルと同じ導電型で不純物濃度の高い領域を構成
する゛ことにより、受光ダイオードで得た残存信号電荷
量が少なくなっても残存信号電流が極めてスムーズに流
れ出し、受光ダイオードにおける信号電荷の読み残しが
少なくな9、残像の少ない電荷転送装置を提供すること
を目的とする。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a charge transfer device, and the present invention relates to a charge transfer device including a photodiode, a charge transfer element, and a MOS gate.
By configuring a region with the same conductivity type as the channel and high impurity concentration, even if the amount of residual signal charge obtained by the photodiode becomes small, the residual signal current flows extremely smoothly, and no unread signal charges in the photodiode are left. Another object of the present invention is to provide a charge transfer device with less afterimage.
従来の電荷転送装置は、その1画素分の素子を第1図a
に示す如く構成されておシ、すなわち例えばP−型基板
1にN十型フォトダイオード2とN−型埋め込みCCD
3を並べて構成し、そしてトランスファゲート4で両者
をつな−いだものとなっている。伺、同図中5は酸化被
膜、6はチャンネルである。In a conventional charge transfer device, the elements for one pixel are shown in Figure 1a.
For example, a P-type substrate 1 has an N-type photodiode 2 and an N-type embedded CCD.
3 are arranged side by side, and both are connected by a transfer gate 4. In the figure, 5 is an oxide film, and 6 is a channel.
この様な電荷転送装置においては、そのポテンシャル特
性を第1図すに示す如く、すなわちトランスファゲート
4がオフ時のポテンシャル特性を実線で、かつトランス
ファゲート4がオン時のポテンシャル特性を点線で示す
ように、トランスファゲート4がオンになると、第1図
す中点線で示 ゛す如く、チャンネル6の表面のポテン
シャルが下がり、フォトダイオード2の電荷がチャンネ
ル6を通って埋め込みCCD3に流れ込む。そして、フ
ォトダイオード2のポテンシャルは電荷が流れ出るにし
たがって少しずつ下がっていき、信号電荷の大部分が流
れ出ると、フォトダイオード2のポテンシャルはチャン
ネル6のポテンシャルに近い値となる。In such a charge transfer device, its potential characteristics are shown in FIG. 1, that is, the potential characteristics when the transfer gate 4 is off are shown by a solid line, and the potential characteristics when the transfer gate 4 is on are shown by a dotted line. When the transfer gate 4 is turned on, the potential on the surface of the channel 6 decreases, as shown by the dotted line in FIG. The potential of the photodiode 2 gradually decreases as the charges flow out, and when most of the signal charges flow out, the potential of the photodiode 2 becomes close to the potential of the channel 6.
この様に、フォトダイオード2とチャンネル6とのポテ
ンシャルが近い値になると、当然にして流れる電荷量が
小さくなり、フォトダイオード2に残っている少量の電
荷が完全に流れ出るまでには長時間かかつてしまう。In this way, when the potentials of photodiode 2 and channel 6 become close to each other, the amount of charge flowing naturally decreases, and it takes a long time for the small amount of charge remaining in photodiode 2 to completely flow out. Put it away.
ところが電荷転送装置の実際の動作においては、ある限
られた時間でトランスファゲート4はオンからオフに移
るので、フォトダイオード2に信号電荷の読み残しが存
在することになってしまい、これが残像の原因となって
いる。However, in the actual operation of the charge transfer device, the transfer gate 4 turns from on to off in a limited period of time, so there is an unread signal charge on the photodiode 2, which causes afterimages. It becomes.
伺、第1図すにおいて、フ第1・ダイオード2の電荷が
全て流れ出したとすると、フォトダイオード2のポテン
シャルはチャンネル6のポテンシャルよりも約0.3■
位高い値となり、この状態でトランスファゲート4がオ
フになると、フォトダイオード2のポテンシャルはその
′8:壕であるが、このフ第1・ダイオード2に再度光
があたると、電荷が発生シ、フォトダイオード2のポテ
ンシャルは上昇する。As shown in Figure 1, if all the charges in diode 2 flow out, the potential of photodiode 2 will be approximately 0.3 mm lower than the potential of channel 6.
When the transfer gate 4 is turned off in this state, the potential of the photodiode 2 is '8', but when light hits the first diode 2 again, a charge is generated. The potential of photodiode 2 increases.
そこで、トランスファゲート4の印加電圧を高くしてチ
ャンネル6のポテンシャルを深くすれば、残像を減らす
ことができるようにも思われるが、このようにトランス
ファゲート4の印加電圧を高くすれば、同時にフォトダ
イオード2のポテンシャルも深くなシ、両者間のポテン
シャルの相対関係は変らないので、信号電荷を完全に転
送するに要する時間は、トランスファゲート4の印加電
圧の大小によら々い。Therefore, it seems possible to reduce the afterimage by increasing the voltage applied to the transfer gate 4 and deepening the potential of the channel 6. However, if the voltage applied to the transfer gate 4 is increased in this way, the photo Although the potential of the diode 2 is deep, the relative relationship between the two potentials does not change, so the time required to completely transfer the signal charge depends on the magnitude of the voltage applied to the transfer gate 4.
又、トランスファゲート4のチャンネル6の長さり、を
、例えばサブミクロンにすることによって残像を少なく
することが考えられるが、このようなサブミクロンのチ
ャンネル長にした電荷転送装置は、トランスファゲート
4をオフにして埋め込みCCD3を動作させると、フォ
トダイオード2と埋め込みCCD3とが近接しているの
で、パンチスルーが引き超されることになり、正常に動
作しなくなる。Further, it is possible to reduce the afterimage by making the length of the channel 6 of the transfer gate 4 submicron, for example, but in a charge transfer device with such a submicron channel length, the length of the transfer gate 4 is If the embedded CCD 3 is operated with the photodiode 2 turned off, since the photodiode 2 and the embedded CCD 3 are close to each other, the punch-through will be exceeded and the embedded CCD 3 will not operate properly.
本発明は上記欠点を除去したものであり、以下その実施
例について説明する。The present invention eliminates the above-mentioned drawbacks, and examples thereof will be described below.
第2図aは本発明に係る電荷転送装置の1実施例、例え
ば受光部にPN接合を111成したCCD撮像板の一画
素の説明図、第2図すはポテンシャル特性の説明図であ
る。FIG. 2a is an explanatory diagram of one embodiment of the charge transfer device according to the present invention, for example, one pixel of a CCD image pickup plate in which a PN junction is formed in the light receiving part, and FIG. 2a is an explanatory diagram of potential characteristics.
同図中、11は例えばP−型基板、12ばN+型フ第1
・ダイオード、13はN−型埋め込みCOD、14は前
記フォトダイオード12と埋め込みCCD 13とをつ
なぐMOSゲートである)・ランスファゲート、15は
酸化被膜、16はそのチャンネル長が例えば約2〜3μ
mのチャンネルであって、これらの構成は従来のものと
ほぼ同じである。In the figure, 11 is a P- type substrate, and 12 is an N+ type substrate.
・Diode, 13 is an N-type buried COD, 14 is a MOS gate that connects the photodiode 12 and the buried CCD 13) ・Transfer gate, 15 is an oxide film, 16 is a channel length of about 2 to 3 μm, for example.
m channels, and their configuration is almost the same as the conventional one.
17は、本発明の特徴とする前記チャンネル16領域よ
りも不純物が高濃度で、チャンネル16と同じ導電型の
P領域であり、このP領域17はN型フォトダイオード
12側に構成されて、そのチャンネル長L2は約1μm
以下である。Reference numeral 17 denotes a P region having a higher impurity concentration than the channel 16 region and having the same conductivity type as the channel 16, which is a feature of the present invention. Channel length L2 is approximately 1 μm
It is as follows.
上記の様に電荷転送装置が構成されていると、この電荷
転送装置のポテンシャル特性は第2図すに示す如く、す
なわちトランスファゲート14がオフ時のポテンシャル
を実線で、トランスファーゲート14がオン時のポテン
シャルを点線で示す如く、トランスファゲート14がオ
ンになるとP領域17のポテンシャルはチャンネル16
のP−領域よりも高い状態となっている。そして、フォ
トダイオード12の信号電荷は埋め込みCCDに流れ出
し、フォトダイオード12のポテンシャルは徐々に下が
っていき、フォトダイオード12の信号電荷がほとんど
流れ出て、フォトダイオード12のポテンシャルがP領
域17のポテンシャルに近くなると、流れ出る電荷量は
従来の場合と同様に減る。しかしながら、P領域の長さ
L2は、例えば0.4μmといったように短かいので、
これら両者間のポテンシャル差カ少なくても、短チャン
ネル効果により電荷はP領域にスムーズに流れ込む。そ
して、P領域17に流れ込んだ電荷は、P領域17とチ
ャンネル16とのポテンシャル差が充分にあるので、速
やかに埋め込みCCD13に流れ込むことになり、従っ
てフォトダイオード12の信号電荷は埋め込みCCD1
3に遅滞なく流れ出るようになる。When the charge transfer device is configured as described above, the potential characteristics of the charge transfer device are as shown in FIG. As the potential is shown by the dotted line, when the transfer gate 14 is turned on, the potential of the P region 17 becomes the channel 16.
It is in a state higher than the P- region of . Then, the signal charge of the photodiode 12 flows out to the embedded CCD, and the potential of the photodiode 12 gradually decreases, until most of the signal charge of the photodiode 12 flows out, and the potential of the photodiode 12 approaches the potential of the P region 17. Then, the amount of charge flowing out decreases as in the conventional case. However, since the length L2 of the P region is short, for example 0.4 μm,
Even if the potential difference between the two is small, the charge smoothly flows into the P region due to the short channel effect. Since there is a sufficient potential difference between the P region 17 and the channel 16, the charge flowing into the P region 17 immediately flows into the embedded CCD 13, so that the signal charge of the photodiode 12 flows into the embedded CCD 1.
3, it will start flowing without delay.
すなわち、フォトダイオード12の信号電荷の犬部分が
読み出され、残存する信号電荷が少なくなっても電荷は
スムーズにトランスファゲート14に流れ出すので、電
荷の読み残しが少なく、残像はほとんどなくなる。That is, the dog portion of the signal charge of the photodiode 12 is read out, and even if the remaining signal charge is small, the charge flows smoothly to the transfer gate 14, so that there is little unread charge and there is almost no afterimage.
又、P領域17がサブミクロンのものであっても、P領
域17につながってP−チャンネル16が長くあシ、フ
ォトダイオード12と埋め込み(、’CI)13との間
は充分にあるので、フォトダイオードと埋め込みCOD
との間をサブミクロンにした場合のようなパンチスルー
は起きない。Furthermore, even if the P region 17 is submicron, the P-channel 16 is long and connected to the P region 17, and there is sufficient distance between the photodiode 12 and the buried (,'CI) 13. Photodiode and embedded COD
Punch-through does not occur as would occur if the distance between the
第3図は、本発明に係る電荷転送素子の他の実施例の要
部説明図である。FIG. 3 is an explanatory diagram of main parts of another embodiment of the charge transfer device according to the present invention.
同図中、21はP−基板、22はN+型スフ第1ダイオ
ード、23はN−型埋め込みCCD、24はトランスフ
ァゲート、25は酸化被膜、26はチャンネル、27は
チャンネル26よりも不純物が高い濃度でチャンネル2
6と同じ導電型のP領域であり、これらの大部分の構成
は前記実施例のものとほとんど同じである。In the figure, 21 is a P-substrate, 22 is an N+-type first diode, 23 is an N-type embedded CCD, 24 is a transfer gate, 25 is an oxide film, 26 is a channel, and 27 has higher impurity than the channel 26. channel 2 in concentration
The P region has the same conductivity type as No. 6, and most of the configurations thereof are almost the same as those of the previous embodiment.
ただ、P領域の構成される部分が、前記実施例において
は、N++フォトダイオードとP−型基板との全境界に
構成されているのに対し、本実施例ではチャンネル26
近傍部分に部分的に構成されているにすぎないものであ
る。However, in the above embodiment, the P region is formed at the entire boundary between the N++ photodiode and the P- type substrate, whereas in this embodiment, the P region is formed at the entire boundary between the N++ photodiode and the P- type substrate.
It is only partially constructed in the vicinity.
しかし、このようにP領域27を部分的に構成したにす
ぎない場合でも、前記実施例と同様な効果が奏される。However, even if the P area 27 is only partially configured in this way, the same effects as in the embodiment described above can be achieved.
次に、本発明の電荷転送装置の製造法について簡単に説
明する。Next, a method for manufacturing the charge transfer device of the present invention will be briefly described.
まず、第4図a −cに示すように、N−型埋め込みC
CD13、トランスファゲート14となるポリシリコン
及び酸化被膜15の構成されたP−型基板11に対して
、上記ポリシリコン及び酸化被膜15をマスクにして、
例えばボロンイオンを注入し、熱処理してP領域17を
構成した後、今度はヒ素イオンを同じ開口部から注入し
て熱処理する。First, as shown in Fig. 4a-c, N-type embedded C
Using the polysilicon and oxide film 15 as a mask,
For example, after boron ions are implanted and heat treated to form the P region 17, arsenic ions are implanted from the same opening and heat treated.
そうすると、P領域17はボロンイオンとヒ素イオンの
横方向拡散距離の差によって構成されることになる。す
なわち、ボロンイオン及びヒ素イオンの注入量及び熱処
理時の温度と時間の制御によって、長さL2長が約1μ
m以下のP領域を再現性よくトランスファゲートの下に
作ることができる。Then, the P region 17 will be formed by the difference in the lateral diffusion distances of boron ions and arsenic ions. In other words, the length L2 can be adjusted to about 1μ by controlling the amount of boron ions and arsenic ions implanted and the temperature and time during heat treatment.
A P region of less than m can be created under the transfer gate with good reproducibility.
伺、第3図のようにP領域を部分的に構成する場合は、
フォトレジストのマスクを特別に設けておけば同様に簡
単に構成できる。However, when configuring the P area partially as shown in Figure 3,
The structure can be similarly easily constructed by providing a special photoresist mask.
又、P領域とP−のチャンネルのポテンシャル差は、両
者の不純物濃度の制御によって再現性よく制御できる。Further, the potential difference between the P region and the P- channel can be controlled with good reproducibility by controlling the impurity concentrations of both.
伺、上記の説明におけるPとNとを全て入れかえた場合
でも同様であり、又、埋め込みチャンネルC’CDを表
面チャンネルCODあるいはBBDとおきかえても同様
であり、さらにはl・ランスファゲートとCODの電極
を分離、シてもよい。The same is true even if all P and N in the above explanation are replaced, and the same is true even if the buried channel C'CD is replaced with the surface channel COD or BBD.Further, the l transfer gate and COD The electrodes may be separated and removed.
上述の如く、本発明に係る電荷転送装置は、受光ダイオ
ードと電荷転送素子とMOSゲートとを備えた電荷転送
装置において、受光ダイオード側のMOSゲートチャン
ネル内に、チャンネルと同じ導電型で不純物濃度の高い
領域を構成しだので、受光ダイオードで得た残存信号電
荷量が少なくなっても残存信号電流が極めてスムーズに
流れ出し、受光ダイオードにおける信号電荷の読み残し
が少なくなり、残像の少ない優れた特長を有する。As described above, in the charge transfer device according to the present invention, which includes a photodiode, a charge transfer element, and a MOS gate, an impurity concentration of the same conductivity type as that of the channel is provided in the MOS gate channel on the photodiode side. Since it consists of a high area, even if the amount of residual signal charge obtained by the photodetector diode becomes small, the residual signal current flows out extremely smoothly, and there is less unread signal charge in the photodetector diode, resulting in an excellent feature of less afterimage. have
第1図aは従来の電荷転送装置の1画素分の素子構成を
示す断面図、同図すは同上素子のポテンシャル差、第2
図aは本発明に係る電荷転送装置の1画素分の素子構成
を示す断面図、同図すは同上素子のポテンシャル差、第
3図は本発明に係る電荷転送装置の他の実施例における
1画素分の素子構成を示す断面図、第4図a、b、cは
本発明に係る電荷転送装置の製造法を示す工程説明図で
ある。
11.21・・・P−型基板、12.22・・・N型フ
ォトダイオード(受光ダイオード)、13,23・・・
N−型埋め込みCOD (電荷転送素子)、14.24
・・・トランスファゲート(MOSゲート)、15.2
5・・・酸化被膜、16.26・・・チャンネル、17
.27・・・P領域。
特許出願人 日本ビクター株式会社
代理人 宇 高 克 己Figure 1a is a cross-sectional view showing the element configuration for one pixel of a conventional charge transfer device.
Figure a is a cross-sectional view showing the element configuration for one pixel of the charge transfer device according to the present invention, the same figure shows the potential difference of the same element, and Figure 3 shows another example of the charge transfer device according to the present invention. FIGS. 4a, 4b, and 4c are cross-sectional views showing the element structure of each pixel, and are process explanatory views showing a method of manufacturing a charge transfer device according to the present invention. 11.21...P-type substrate, 12.22...N-type photodiode (light receiving diode), 13,23...
N-type buried COD (charge transfer device), 14.24
...Transfer gate (MOS gate), 15.2
5... Oxide film, 16.26... Channel, 17
.. 27...P area. Patent applicant: Katsumi Utaka, agent of Victor Japan Co., Ltd.
Claims (1)
た電荷転送装置において、受光ダイオード側のMOSゲ
ートチャンネル内に、チャンネルと同じ導電型で不純物
濃度の高い領域を構成したことを特徴とする電荷転送装
置。A charge transfer device comprising a light receiving diode, a charge transfer element, and a MOS gate, characterized in that a region having the same conductivity type as the channel and having a high impurity concentration is formed in the MOS gate channel on the side of the light receiving diode. .
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58169262A JPS6062154A (en) | 1983-09-16 | 1983-09-16 | Charge transfer device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58169262A JPS6062154A (en) | 1983-09-16 | 1983-09-16 | Charge transfer device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6062154A true JPS6062154A (en) | 1985-04-10 |
Family
ID=15883245
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58169262A Pending JPS6062154A (en) | 1983-09-16 | 1983-09-16 | Charge transfer device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6062154A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0212794A1 (en) * | 1985-08-13 | 1987-03-04 | Mitsubishi Denki Kabushiki Kaisha | Solid state image sensing device and a method of manufacturing the same |
| FR2616027A1 (en) * | 1987-05-26 | 1988-12-02 | Thomson Csf | PHOTOSENSEUR WITH FRAME TRANSFER STRUCTURE AND ITS USE IN IMAGE SENSOR WITH REDUCED TRAINING EFFECT |
-
1983
- 1983-09-16 JP JP58169262A patent/JPS6062154A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0212794A1 (en) * | 1985-08-13 | 1987-03-04 | Mitsubishi Denki Kabushiki Kaisha | Solid state image sensing device and a method of manufacturing the same |
| FR2616027A1 (en) * | 1987-05-26 | 1988-12-02 | Thomson Csf | PHOTOSENSEUR WITH FRAME TRANSFER STRUCTURE AND ITS USE IN IMAGE SENSOR WITH REDUCED TRAINING EFFECT |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5224633B2 (en) | Manufacturing method of semiconductor device | |
| US5608243A (en) | Single split-gate MOS transistor active pixel sensor cell with automatic anti-blooming and wide dynamic range | |
| JP3403061B2 (en) | Solid-state imaging device | |
| US7186595B2 (en) | Solid picture element manufacturing method | |
| JP3125303B2 (en) | Solid-state imaging device | |
| JP2003031787A (en) | Solid-state imaging device and driving method thereof | |
| KR100255411B1 (en) | Bipolar-based active pixel sensor cell with poly contact and increased capacitive coupling to the base region | |
| JP3400891B2 (en) | Semiconductor storage device and method of manufacturing the same | |
| JP3020785B2 (en) | Solid-state imaging device | |
| JPS6062154A (en) | Charge transfer device | |
| KR100495413B1 (en) | Unit pixel for cmos image sensor and method of fabricatiing the same | |
| JP2964541B2 (en) | Vertical overflow drain type solid-state imaging device | |
| CN101552290B (en) | Insulated Gate Field Effect Transistor, Manufacturing Method, Imaging Device, and Manufacturing Method | |
| JPH0789581B2 (en) | Solid-state imaging device and manufacturing method thereof | |
| JPH08153866A (en) | Solid-state imaging device and manufacturing method thereof | |
| JPH04218966A (en) | solid-state imaging device | |
| JPH088359B2 (en) | Semiconductor device | |
| JP2586571B2 (en) | Solid-state imaging device | |
| JPH0697416A (en) | Solid-state imaging device and manufacturing method thereof | |
| JPH01189175A (en) | Double-diffusion type field effect semiconductor device | |
| JPS58125975A (en) | solid-state image sensor | |
| JP3087718B2 (en) | Solid-state imaging device | |
| JPS6327057A (en) | solid-state imaging device | |
| JPH0614544B2 (en) | Method of manufacturing solid-state imaging device | |
| JPS58125976A (en) | solid-state image sensor |