JPS641033A - Computer device - Google Patents
Computer deviceInfo
- Publication number
- JPS641033A JPS641033A JP62155550A JP15555087A JPS641033A JP S641033 A JPS641033 A JP S641033A JP 62155550 A JP62155550 A JP 62155550A JP 15555087 A JP15555087 A JP 15555087A JP S641033 A JPS641033 A JP S641033A
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- restore
- save
- register
- stored
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
Abstract
PURPOSE: To reduce the overhead of save and restore of register files by inserting register file save and restore instructions to an idle cycle of execution resources on the basis of save and restore commands from a resource management means.
CONSTITUTION: The instruction code stored in an instruction cache part 1 is fetched into a prefetch buffer 3 in each machine cycle, and the instruction is decoded by an instruction decoder 4 and is stored in a pipeline register 5. The instruction stored in the register 5 is executed by a instruction executing part 6, and the result is stored in a register file part 7. When detecting the occurrence of an idle cycle of execution resources in accordance with the instruction code fetched into the buffer 3, a resource management part 9 outputs register file save and restore instructions to a save and restore instruction inserting part 10. When these instructions are inputted to the inserting part 10, the part 10 inserts register file save and restore instructions to the idle machine cycle with respect to the decoder 4. Thus, the overhead is reduced.
COPYRIGHT: (C)1989,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62155550A JPS641033A (en) | 1987-06-24 | 1987-06-24 | Computer device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62155550A JPS641033A (en) | 1987-06-24 | 1987-06-24 | Computer device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH011033A JPH011033A (en) | 1989-01-05 |
| JPS641033A true JPS641033A (en) | 1989-01-05 |
Family
ID=15608515
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62155550A Pending JPS641033A (en) | 1987-06-24 | 1987-06-24 | Computer device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS641033A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02187825A (en) * | 1989-01-13 | 1990-07-24 | Mitsubishi Electric Corp | Computer |
| JPH03114849A (en) * | 1989-09-29 | 1991-05-16 | Matsushita Electric Ind Co Ltd | printing device |
| FR2669448A1 (en) * | 1990-11-19 | 1992-05-22 | Bull Sa | TERMINAL ARCHITECTURE AND MANAGEMENT CIRCUIT. |
| KR101008662B1 (en) * | 2010-02-25 | 2011-01-17 | 전민영 | Shoe peeling aid |
-
1987
- 1987-06-24 JP JP62155550A patent/JPS641033A/en active Pending
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02187825A (en) * | 1989-01-13 | 1990-07-24 | Mitsubishi Electric Corp | Computer |
| JPH03114849A (en) * | 1989-09-29 | 1991-05-16 | Matsushita Electric Ind Co Ltd | printing device |
| FR2669448A1 (en) * | 1990-11-19 | 1992-05-22 | Bull Sa | TERMINAL ARCHITECTURE AND MANAGEMENT CIRCUIT. |
| US5799202A (en) * | 1990-11-19 | 1998-08-25 | Rongione; Eric | Video terminal architecture without dedicated memory |
| KR101008662B1 (en) * | 2010-02-25 | 2011-01-17 | 전민영 | Shoe peeling aid |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Smith et al. | Limits on multiple instruction issue | |
| US8141099B2 (en) | Autonomic method and apparatus for hardware assist for patching code | |
| TW356540B (en) | Method for operating a computer program on a computer readable media for execution by a vector processor and by a dual multiprocessor including a vector processor and a RISC processor | |
| MY114607A (en) | Improvements for a microprocessor with pipeline synchronization | |
| WO2004068339A3 (en) | Multithreaded processor with recoupled data and instruction prefetch | |
| PL307460A1 (en) | Stream command processing in a computer system | |
| Cocke et al. | The evolution of RISC technology at IBM | |
| EP0357188A3 (en) | Pipelined processor | |
| TW324086B (en) | Eception handling in a processor | |
| KR970005021A (en) | A data processor capable of executing two instructions simultaneously | |
| JPH09198255A (en) | Method for storing and restoring emulation context exerting no effect on operating system and system therefor | |
| EP0354585A3 (en) | Instruction pipeline microprocessor | |
| GB2344668A (en) | Method for improved interrupt handling within a microprocessor | |
| EP0889395A3 (en) | Pipeline processor capable of reducing branch hazards with small-scale circuit | |
| JPS641033A (en) | Computer device | |
| Rymarczyk | Coding guidelines for pipelined processors | |
| KR100267434B1 (en) | Method and system for processing a first instruction in a first processing environment in response to initiating a second instruction processing in an emulation environment | |
| US20070106914A1 (en) | Power management by adding special instructions during program translation | |
| KR100260680B1 (en) | How to support out-of-order multiple instruction completion and superscalar microprocessor | |
| Ozer et al. | A fast interrupt handling scheme for VLIW processors | |
| EP0324952A3 (en) | Branching circuit for a pipelined processor | |
| JPS5569856A (en) | Overlap system | |
| Tyagi et al. | Dynamic branch decoupled architecture | |
| JPS61245239A (en) | Logical circuit system | |
| Cortadella et al. | Designing a branch target buffer for executing branches with zero time cost in a RISC processor |