JPS6441005A - Programmable controller - Google Patents

Programmable controller

Info

Publication number
JPS6441005A
JPS6441005A JP19641687A JP19641687A JPS6441005A JP S6441005 A JPS6441005 A JP S6441005A JP 19641687 A JP19641687 A JP 19641687A JP 19641687 A JP19641687 A JP 19641687A JP S6441005 A JPS6441005 A JP S6441005A
Authority
JP
Japan
Prior art keywords
information
output
instruction
output instruction
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP19641687A
Other languages
Japanese (ja)
Other versions
JPH06100926B2 (en
Inventor
Susumu Saito
Tetsuo Tsunoda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP62196416A priority Critical patent/JPH06100926B2/en
Publication of JPS6441005A publication Critical patent/JPS6441005A/en
Publication of JPH06100926B2 publication Critical patent/JPH06100926B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Programmable Controllers (AREA)

Abstract

PURPOSE:To check the items related to an input instruction in a short time by storing both the information on the double application of the output instruction and the information on the inhibition of output into the same address of a memory means with correlation secured between both information. CONSTITUTION:A 2nd memory means 300 stores the 1st information showing the application state of an output instruction included in a program and the 2nd information showing whether the instruction address of the output instruction belongs to an output inhibiting area or not with correlation secured between both information. Then the output instruction extracted out of the program stored in a 1st memory means 100 via a 2nd extracting means 200 undergoes simultaneously its outputs to the output inhibiting area as well as its double application via the deciding means 500 and 600 based on the 1st and 2nd information stored in the memory 300. In such a way, just a single setting action suffices for a read address in case both the 1st and 2nd information are read by a reading means 400. Thus the checking time is shortened for the output instruction.
JP62196416A 1987-08-07 1987-08-07 Programmable controller Expired - Lifetime JPH06100926B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62196416A JPH06100926B2 (en) 1987-08-07 1987-08-07 Programmable controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62196416A JPH06100926B2 (en) 1987-08-07 1987-08-07 Programmable controller

Publications (2)

Publication Number Publication Date
JPS6441005A true JPS6441005A (en) 1989-02-13
JPH06100926B2 JPH06100926B2 (en) 1994-12-12

Family

ID=16357492

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62196416A Expired - Lifetime JPH06100926B2 (en) 1987-08-07 1987-08-07 Programmable controller

Country Status (1)

Country Link
JP (1) JPH06100926B2 (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5328346A (en) * 1976-08-27 1978-03-16 Takeda Riken Ind Co Ltd Address setting error detector
JPS55146533A (en) * 1979-04-28 1980-11-14 Canon Inc Character processing unit
JPS55166757A (en) * 1979-06-15 1980-12-26 Sharp Corp Check unit for overlapping use of output instruction
JPS6065332A (en) * 1983-09-19 1985-04-15 Ando Electric Co Ltd Signal deciding circuit

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5328346A (en) * 1976-08-27 1978-03-16 Takeda Riken Ind Co Ltd Address setting error detector
JPS55146533A (en) * 1979-04-28 1980-11-14 Canon Inc Character processing unit
JPS55166757A (en) * 1979-06-15 1980-12-26 Sharp Corp Check unit for overlapping use of output instruction
JPS6065332A (en) * 1983-09-19 1985-04-15 Ando Electric Co Ltd Signal deciding circuit

Also Published As

Publication number Publication date
JPH06100926B2 (en) 1994-12-12

Similar Documents

Publication Publication Date Title
ATE235725T1 (en) SYSTEM AND METHOD FOR LOADING MULTIPLE APPLICATIONS INTO A CHIP CARD
KR870003430A (en) Semiconductor integrated circuit device
GB2276744B (en) Memory module,parity bit emulator,and associated method for parity bit emulation
JPS57111893A (en) Relieving system of defective memory
IE893833L (en) Integrated circuit with a memory
JPS6441005A (en) Programmable controller
DE59603592D1 (en) METHOD FOR GENERATING AND STORING A COMMAND USER PROGRAM FOR A MEMORY PROGRAMMABLE CONTROLLER AND OPERATING METHOD FOR A STORAGE PROGRAMMABLE CONTROLLER
DE68912714D1 (en) Magnetic memory card with high storage capacity and method for its production.
JPS55124830A (en) Input and output control system
JPS53122327A (en) Bar code reader
EP0257252A3 (en) Microprocessor
JPS5378127A (en) Self diagnosis system of fixed program memory unit
JPS6431238A (en) System for controlling store buffer
JPS5690358A (en) Computer having programmable read-only memory
JPS5443643A (en) Control storage unit
JPS6417139A (en) Memory device
GB1537419A (en) Digital information storage device
JPS5446436A (en) Memory unit
JPS6429935A (en) Program execution control system
JPS54145443A (en) Data memory circuit
JPS5785145A (en) Address detection system
JPS52112237A (en) Memory control unit
JPS6484341A (en) In-circuit emulator
JPS57132242A (en) Restoring device for compressed data
JPS6425206A (en) System for processing input/output of programmable controller