WO1991007825A3 - Termination circuit for an r-2r ladder that compensates for temperature drift - Google Patents
Termination circuit for an r-2r ladder that compensates for temperature drift Download PDFInfo
- Publication number
- WO1991007825A3 WO1991007825A3 PCT/US1990/006790 US9006790W WO9107825A3 WO 1991007825 A3 WO1991007825 A3 WO 1991007825A3 US 9006790 W US9006790 W US 9006790W WO 9107825 A3 WO9107825 A3 WO 9107825A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- emitter
- ladder
- voltage
- transistors
- excitation source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/08—Continuously compensating for, or preventing, undesired influence of physical parameters of noise
- H03M1/089—Continuously compensating for, or preventing, undesired influence of physical parameters of noise of temperature variations
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/74—Simultaneous conversion
- H03M1/78—Simultaneous conversion using ladder network
- H03M1/785—Simultaneous conversion using ladder network using resistors, i.e. R-2R ladders
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
- Networks Using Active Elements (AREA)
- Amplifiers (AREA)
Abstract
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE69031620T DE69031620T2 (en) | 1989-11-20 | 1990-11-19 | FINAL CIRCUIT WITH TEMPERATURE DRIFT COMPENSATION FOR AN R-2R CHAIN NETWORK |
| EP91901034A EP0454841B1 (en) | 1989-11-20 | 1990-11-19 | Termination circuit for an r-2r ladder that compensates for temperature drift |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US07/439,821 US5119094A (en) | 1989-11-20 | 1989-11-20 | Termination circuit for an r-2r, ladder that compensates for the temperature drift caused by different current densities along the ladder, using one type of biopolar transistor |
| US439,821 | 1989-11-20 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| WO1991007825A2 WO1991007825A2 (en) | 1991-05-30 |
| WO1991007825A3 true WO1991007825A3 (en) | 1991-06-27 |
Family
ID=23746268
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US1990/006790 Ceased WO1991007825A2 (en) | 1989-11-20 | 1990-11-19 | Termination circuit for an r-2r ladder that compensates for temperature drift |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US5119094A (en) |
| EP (1) | EP0454841B1 (en) |
| JP (1) | JPH04505240A (en) |
| DE (1) | DE69031620T2 (en) |
| WO (1) | WO1991007825A2 (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE4130675A1 (en) * | 1991-09-14 | 1993-03-18 | Philips Patentverwaltung | MULTIPLICING DIGITAL-ANALOG CONVERTER |
| JP2003507919A (en) * | 1999-08-13 | 2003-02-25 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | Analog-to-digital converter |
| US7095351B2 (en) * | 2004-09-20 | 2006-08-22 | Analog Devices, Inc. | Digital-to-analog converter structures |
| GB2568108B (en) | 2017-11-07 | 2021-06-30 | Analog Devices Global | Current steering digital to analog converter |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2081040A (en) * | 1980-07-30 | 1982-02-10 | Analog Devices Inc | Digital-to-analogue converter with improved compensation arrangement for offset voltage variations |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3893018A (en) * | 1973-12-20 | 1975-07-01 | Motorola Inc | Compensated electronic voltage source |
| US3940760A (en) * | 1975-03-21 | 1976-02-24 | Analog Devices, Inc. | Digital-to-analog converter with current source transistors operated accurately at different current densities |
| US4176344A (en) * | 1975-05-28 | 1979-11-27 | Bell Telephone Laboratories, Incorporated | Integrated circuit binary weighted digital-to-analog converter |
| JPS59107612A (en) * | 1982-12-10 | 1984-06-21 | Hitachi Ltd | Constant current device |
| US4899152A (en) * | 1986-12-23 | 1990-02-06 | Analog Devices, Inc. | Method and apparatus for temperature compensating a digital to analog converter |
| US4882533A (en) * | 1987-08-28 | 1989-11-21 | Unitrode Corporation | Linear integrated circuit voltage drop generator having a base-10-emitter voltage independent current source therein |
-
1989
- 1989-11-20 US US07/439,821 patent/US5119094A/en not_active Expired - Lifetime
-
1990
- 1990-11-19 EP EP91901034A patent/EP0454841B1/en not_active Expired - Lifetime
- 1990-11-19 DE DE69031620T patent/DE69031620T2/en not_active Expired - Lifetime
- 1990-11-19 WO PCT/US1990/006790 patent/WO1991007825A2/en not_active Ceased
- 1990-11-19 JP JP3501503A patent/JPH04505240A/en active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2081040A (en) * | 1980-07-30 | 1982-02-10 | Analog Devices Inc | Digital-to-analogue converter with improved compensation arrangement for offset voltage variations |
Also Published As
| Publication number | Publication date |
|---|---|
| US5119094A (en) | 1992-06-02 |
| EP0454841B1 (en) | 1997-10-22 |
| WO1991007825A2 (en) | 1991-05-30 |
| DE69031620D1 (en) | 1997-11-27 |
| DE69031620T2 (en) | 1998-02-12 |
| EP0454841A1 (en) | 1991-11-06 |
| JPH04505240A (en) | 1992-09-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4097767A (en) | Operational rectifier | |
| US4349811A (en) | Digital-to-analog converter with improved compensation arrangement for offset voltage variations | |
| ATE66756T1 (en) | TRIMMABLE CIRCUIT ARRANGEMENT FOR GENERATION OF A TEMPERATURE-INDEPENDENT REFERENCE VOLTAGE. | |
| US4217539A (en) | Stabilized current output circuit | |
| TW353165B (en) | Temperature detecting circuit | |
| HK8593A (en) | Current mirror circuit | |
| JPS5652420A (en) | Constant-current circuit | |
| US5130567A (en) | Bipolar transistor arrangement with distortion compensation | |
| KR860009555A (en) | Input Level Shift Circuit for Low Voltage Digital to Analog Converters | |
| GB1485116A (en) | Non linear network | |
| US4736126A (en) | Trimmable current source | |
| US4595912A (en) | Integrated circuit for generating a terminal voltage adjustable by a digital signal | |
| GB1526916A (en) | Emittercoupled transistor amplifier circuits | |
| US4554503A (en) | Current stabilizing circuit arrangement | |
| US4494088A (en) | Oscillator with capacitor charged and discharged by current proportional to a reference current | |
| JP2706146B2 (en) | Semiconductor integrated circuit | |
| JPS57146325A (en) | Constant current circuit | |
| DE69004747D1 (en) | Broadband amplifier with constant gain and with high frequency determined input impedance. | |
| SU1259229A1 (en) | Reference-voltage source | |
| SU866550A1 (en) | Parallel-type dc voltage stabilizer | |
| JPS54157459A (en) | Amplifier circuit | |
| JPH0321082Y2 (en) | ||
| SU696431A1 (en) | Reference voltage source | |
| KR910008274Y1 (en) | Horizontal deflection amplitude automatic compensating circuit | |
| SU750456A1 (en) | Dc source |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A2 Designated state(s): JP |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH DE DK ES FR GB GR IT LU NL SE |
|
| AK | Designated states |
Kind code of ref document: A3 Designated state(s): JP |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): AT BE CH DE DK ES FR GB GR IT LU NL SE |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 1991901034 Country of ref document: EP |
|
| WWP | Wipo information: published in national office |
Ref document number: 1991901034 Country of ref document: EP |
|
| WWG | Wipo information: grant in national office |
Ref document number: 1991901034 Country of ref document: EP |