WO1994015291A1 - Control system - Google Patents

Control system Download PDF

Info

Publication number
WO1994015291A1
WO1994015291A1 PCT/FI1993/000545 FI9300545W WO9415291A1 WO 1994015291 A1 WO1994015291 A1 WO 1994015291A1 FI 9300545 W FI9300545 W FI 9300545W WO 9415291 A1 WO9415291 A1 WO 9415291A1
Authority
WO
WIPO (PCT)
Prior art keywords
control
card
auxiliary
motherboard
stepper motor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/FI1993/000545
Other languages
French (fr)
Inventor
Juha Vasanoja
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nokia Oyj
Original Assignee
Nokia Telecommunications Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Telecommunications Oy filed Critical Nokia Telecommunications Oy
Priority to US08/290,830 priority Critical patent/US5504671A/en
Priority to DE69325365T priority patent/DE69325365T2/en
Priority to JP51484694A priority patent/JP3299755B2/en
Priority to EP94901981A priority patent/EP0627101B1/en
Priority to AU56527/94A priority patent/AU669042B2/en
Publication of WO1994015291A1 publication Critical patent/WO1994015291A1/en
Priority to NO943048A priority patent/NO309118B1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0669—Configuration or reconfiguration with decentralised address assignment
    • G06F12/0676—Configuration or reconfiguration with decentralised address assignment the address being position dependent

Definitions

  • the invention relates to a control system com- prising a motherboard having at least two auxiliary card connectors and a control bus on which control addresses and control data are transferred, and at least one aux ⁇ iliary card connected to one of the auxiliary card con ⁇ nectors, the auxiliary card having a control address for selective controlling through the control bus.
  • a master unit typically controls slave units via a common control bus.
  • Each control unit connected to the bus has a con ⁇ trol address (identifier) for identifying the commands addressed to it from among the commands given on the common bus.
  • the control address is made by a fixed wiring, or the address can be set e.g. by switches.
  • every module or card may receive a dedic ⁇ ated control signal from the master unit.
  • a drawback in this known solution is that with otherwise identical cards, it is necessary to know the address set or to be set to each card. The modules and cards used are thus different in respect of production, selling, installa ⁇ tion or maintenance, and their installation requires specific settings or tuning.
  • the object of the invention is to provide a control system in which the above problems are elimin ⁇ ated.
  • control address is card location-specific and the control address of the auxiliary card is not determined until the auxiliary card is connected to an auxiliary card connector, and that the motherboard comprises means connected to the auxiliary card connectors for providing control address data of the card location through the auxiliary card connector to the auxiliary card.
  • control addresses of the auxiliary cards are card connector-specific and they are set by wiring, by switches or in some other corresponding manner on the motherboard.
  • the auxil ⁇ iary card is connected to the auxiliary card connector of the motherboard, the auxiliary card always obtains the correct address from the motherboard through the connector.
  • the user need not set the required address data separately, which facilitates assembling, testing, installation and main ⁇ tenance.
  • the auxiliary cards are identical; they do not have any differences, not even in control addresses, in respect of production, selling, installa ⁇ tion or maintenance.
  • Fig. 1 shows a block diagram of a control system implemented in accordance with the invention for controlling combiner filters at a base station
  • Fig.2 illustrates inputting of control address data from the motherboard through a connector to an auxiliary card.
  • the present invention can be applied in any control equipment in which several ident ⁇ ical auxiliary cards with different control addresses are to be connected to a motherboard or bus card com- prising a common control bus.
  • the invention will be exemplified by a control system which controls the combiner filters at a base station of a radio system.
  • a control system which controls the combiner filters at a base station of a radio system.
  • several radio transmitters are connected to one antenna or antenna line so that each radio transmitter is connected through its own bandpass filter having a centre frequency tuned to the transmission frequency of the radio transmitter.
  • Bandpass filters of this kind are called combiner filters.
  • a combiner filter supplies a transmission signal from the associated radio transmitter to the antenna with as low power losses as possible and, on the other hand, prevents - as effectively as possible - a leakage of transmission signals generated by other radio transmitters at different frequencies into the associ- ated radio transmitter from the direction of the antenna.
  • Combiner bandpass filters may be fixedly tuned to predetermined transmission frequencies or, alternat ⁇ ively, a combiner filter may be tuneable to a desired frequency. In the latter case an adaptive control is usually involved with the combiner filter so as to min ⁇ imize the losses in the filter.
  • Fig. 1 shows a control system for combiner filters.
  • An elementary unit of the control system is a motherboard 1, which comprises a common control bus 6.
  • the motherboard 1 is connected by a card connector 9 to a master control card 5, which outputs control addresses and control data to the bus 6.
  • the motherboard 1 also comprises at least two auxiliary card connectors 2A, 2B and 2C.
  • An auxiliary card in this embodiment a stepper motor control card 3A, 3B and 3C, is inserted to each of the connectors 2A, 2B and 2C, respectively.
  • the motherboard 1 is connected, either directly by a card connector or by cables, with a group of combiner filter units 4.
  • Each of the combiner filter units com- prises a stepper motor 42, which controls the centre frequency of the combiner filter mechanically.
  • the combiner filter card 4 also comprises control logic 41, which receives control signals 41 from the corresponding stepper motor control card 3A, 3B or 3C through a corre- sponding motor control bus M-R 1-10.
  • the combiner card 4 also comprises at least one guard switch unit 45, which indicates when the motor 42 is in an extreme posi ⁇ tion, for example in zero position.
  • the state of the guard switch 45 is indicated by a guard switch state line 44 to the corresponding stepper motor control card 3A, 3B or 3C.
  • the state line 44 is part of each motor control bus M-R 1-10.
  • the stepper motor control cards 3A, 3B and 3C are identical and they can be freely arranged in the card locations formed by card connectors 2A, 2B and 2C.
  • a dedicated card location-specific con ⁇ trol address encoding circuitry 8A, 8B and 8C is pro ⁇ vided on the motherboard 1 e.g. by fixed wiring, by adjustable code switches, or by some other corresponding solution.
  • the encoded control address data are connected to predetermined signal lines in the card connectors 2A, 2B and 2C.
  • control address code 8A on the motherboard 1 will be connected through the connector 2A to lines 10 within the control card 3A, from where it can be read by a control unit 31 of the control card 3A.
  • a 2-bit control address "01" wired to the motherboard 1 can be read by the control card 3A through the connector 2A.
  • the control address indicates to the control card 3A which commands on the bus 6 are to be responded to in this card location and which combiner units 4 are con ⁇ trolled.
  • the control card 3B receives a 2-bit control address "11" wired to the motherboard through the connector 2B.
  • the control card 3A also comprises switching means 32 for switching guard switch state data 44 from the combiner card 4 to one or more common guard switch state lines 7 on the motherboard 1 when the control address of the corresponding card location is on the control bus 6.
  • the control unit 1 monitors the bus 6 and controls the switching unit 32 by a control signal 33.
  • the encoding circuitry 8A, 8B and 8C on the motherboard 1 may also comprise other fixed card loca ⁇ tion-specific control information, such as the frequency data of the combiner unit to be controlled.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Programmable Controllers (AREA)
  • Iron Core Of Rotating Electric Machines (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Mounting Of Printed Circuit Boards And The Like (AREA)
  • Selective Calling Equipment (AREA)
  • Vehicle Body Suspensions (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Control By Computers (AREA)

Abstract

The invention relates to a control system comprising a motherboard (1) having at least two auxiliary card connectors (2A, 2B, 2C) and a control bus (6) on which control addresses and control data are transferred. Auxiliary cards (3A, 3B, 3C) are connected to the auxiliary card connectors of the motherboard, the auxiliary cards being essentially identical but having different control addresses for selective controlling through the control bus (6). In the present invention the control addresses of the auxiliary cards are card location-specific and provided (8A, 8B, 8C) on the motherboard by wiring or switches or in some other corresponding manner. When an auxiliary card is inserted in an auxiliary card connector of the motherboard, the auxiliary card always obtains the correct address from the motherboard through the connector.

Description

Control system
Field of the Invention
The invention relates to a control system com- prising a motherboard having at least two auxiliary card connectors and a control bus on which control addresses and control data are transferred, and at least one aux¬ iliary card connected to one of the auxiliary card con¬ nectors, the auxiliary card having a control address for selective controlling through the control bus.
Background of the Invention
In various kinds of control systems a master unit typically controls slave units via a common control bus. Each control unit connected to the bus has a con¬ trol address (identifier) for identifying the commands addressed to it from among the commands given on the common bus. In a module or circuit card implementing the slave unit, the control address is made by a fixed wiring, or the address can be set e.g. by switches. Alternatively, every module or card may receive a dedic¬ ated control signal from the master unit. A drawback in this known solution is that with otherwise identical cards, it is necessary to know the address set or to be set to each card. The modules and cards used are thus different in respect of production, selling, installa¬ tion or maintenance, and their installation requires specific settings or tuning.
Disclosure of the Invention
The object of the invention is to provide a control system in which the above problems are elimin¬ ated.
This is achieved with a control system of the "type described in the first paragraph, the system according to the invention being characterised in that the control address is card location-specific and the control address of the auxiliary card is not determined until the auxiliary card is connected to an auxiliary card connector, and that the motherboard comprises means connected to the auxiliary card connectors for providing control address data of the card location through the auxiliary card connector to the auxiliary card.
In the present invention the control addresses of the auxiliary cards are card connector-specific and they are set by wiring, by switches or in some other corresponding manner on the motherboard. When the auxil¬ iary card is connected to the auxiliary card connector of the motherboard, the auxiliary card always obtains the correct address from the motherboard through the connector. On account of the invention, the user need not set the required address data separately, which facilitates assembling, testing, installation and main¬ tenance. In addition, the auxiliary cards are identical; they do not have any differences, not even in control addresses, in respect of production, selling, installa¬ tion or maintenance.
Brief Description of the Drawings In the following the invention will be described by means of preferred embodiments, with refer¬ ence to the attached drawing, wherein
Fig. 1 shows a block diagram of a control system implemented in accordance with the invention for controlling combiner filters at a base station,
Fig.2 illustrates inputting of control address data from the motherboard through a connector to an auxiliary card.
Preferred Embodiments of the Invention In principle, the present invention can be applied in any control equipment in which several ident¬ ical auxiliary cards with different control addresses are to be connected to a motherboard or bus card com- prising a common control bus. However, in the following the invention will be exemplified by a control system which controls the combiner filters at a base station of a radio system. At the base station, several radio transmitters are connected to one antenna or antenna line so that each radio transmitter is connected through its own bandpass filter having a centre frequency tuned to the transmission frequency of the radio transmitter. Bandpass filters of this kind are called combiner filters. A combiner filter supplies a transmission signal from the associated radio transmitter to the antenna with as low power losses as possible and, on the other hand, prevents - as effectively as possible - a leakage of transmission signals generated by other radio transmitters at different frequencies into the associ- ated radio transmitter from the direction of the antenna. Combiner bandpass filters may be fixedly tuned to predetermined transmission frequencies or, alternat¬ ively, a combiner filter may be tuneable to a desired frequency. In the latter case an adaptive control is usually involved with the combiner filter so as to min¬ imize the losses in the filter.
Fig. 1 shows a control system for combiner filters. An elementary unit of the control system is a motherboard 1, which comprises a common control bus 6. The motherboard 1 is connected by a card connector 9 to a master control card 5, which outputs control addresses and control data to the bus 6. The motherboard 1 also comprises at least two auxiliary card connectors 2A, 2B and 2C. An auxiliary card, in this embodiment a stepper motor control card 3A, 3B and 3C, is inserted to each of the connectors 2A, 2B and 2C, respectively. Further, the motherboard 1 is connected, either directly by a card connector or by cables, with a group of combiner filter units 4. Each of the combiner filter units com- prises a stepper motor 42, which controls the centre frequency of the combiner filter mechanically. The combiner filter card 4 also comprises control logic 41, which receives control signals 41 from the corresponding stepper motor control card 3A, 3B or 3C through a corre- sponding motor control bus M-R 1-10. The combiner card 4 also comprises at least one guard switch unit 45, which indicates when the motor 42 is in an extreme posi¬ tion, for example in zero position. The state of the guard switch 45 is indicated by a guard switch state line 44 to the corresponding stepper motor control card 3A, 3B or 3C. The state line 44 is part of each motor control bus M-R 1-10.
In accordance with the invention, the stepper motor control cards 3A, 3B and 3C are identical and they can be freely arranged in the card locations formed by card connectors 2A, 2B and 2C. For each card connector 2A, 2B and 2C, a dedicated card location-specific con¬ trol address encoding circuitry 8A, 8B and 8C is pro¬ vided on the motherboard 1 e.g. by fixed wiring, by adjustable code switches, or by some other corresponding solution. The encoded control address data are connected to predetermined signal lines in the card connectors 2A, 2B and 2C. For example, when the control card 3A is inserted in the connector 2A, the control address code 8A on the motherboard 1 will be connected through the connector 2A to lines 10 within the control card 3A, from where it can be read by a control unit 31 of the control card 3A. In the embodiment of Fig. 2, a 2-bit control address "01" wired to the motherboard 1 can be read by the control card 3A through the connector 2A. The control address indicates to the control card 3A which commands on the bus 6 are to be responded to in this card location and which combiner units 4 are con¬ trolled. Correspondingly, the control card 3B receives a 2-bit control address "11" wired to the motherboard through the connector 2B.
The control card 3A also comprises switching means 32 for switching guard switch state data 44 from the combiner card 4 to one or more common guard switch state lines 7 on the motherboard 1 when the control address of the corresponding card location is on the control bus 6. The control unit 1 monitors the bus 6 and controls the switching unit 32 by a control signal 33.
The encoding circuitry 8A, 8B and 8C on the motherboard 1 may also comprise other fixed card loca¬ tion-specific control information, such as the frequency data of the combiner unit to be controlled.
The Figs, and their description are to be understood only as illustrating the present invention. In its details the control system according to the application may vary within the scope of the attached claims.

Claims

Claims
1. A control system, comprising a motherboard (1) having at least two auxiliary card connectors (2A, 2B, 2C) and a control bus (6) on which control addresses and control data are transfer¬ red, and at least one auxiliary card (3A, 3B, 3C) con¬ nected to one of the auxiliary card connectors, the auxiliary card having a control address for selective controlling through the control bus (6), c h a r a c ¬ t e r i s e d in that the control address is card location-specific and the control address of the auxiliary card (3A, 3B, 3C) is not determined until the auxiliary card is con¬ nected to an auxiliary card connector (2A, 2B, 2C), and that the motherboard (1) comprises means (8A, 8B, 8C) connected to the auxiliary card connectors for providing control address data of the card location through the auxiliary card connector to the auxiliary card.
2. A control system according to claim 1, c h a r a c t e r i s e d in that said means (8A, 8B, 8C) for providing address data comprise a wired encoding circuitry on the motherboard (1).
3. A control system according to claim 1, c h a r a c t e r i s e d in that said means (8A, 8B, 8C) for providing address data comprise encoding switches on the motherboard.
4. A control system according to claim 1, 2 or 3, c h a r a c t e r i s e d in that said means (8A,
8B, 8C) for providing address data further provide other fixed control information about the card location through the card connector to the auxiliary card.
5. A control system according to claim 1 for controlling combiner filters at a base station, c h a r a c t e r i s e d in that the system comprises combiner filter units (4), each of which comprises a stepper motor (42), means (41) for controlling the stepper motor, and a guard switch unit (45), and that each of the cards (3A, 3B, 3C) is a stepper motor con¬ trol card controlling at least one of the combiner filter units.
6. A control system according to claim 5, c h a r a c t e r i s e d in that stepper motor control lines and a guard switch state line (M-R 1-10, 45, 44) are provided between the combiner filter unit (4) and the corresponding stepper motor control card (3A, 3B, 3C).
7. A control system according to claim 6, c h a r a c t e r i s e d in that the system comprises a master controller (5), which is connected to the control bus (6) of the motherboard (1) for selective controlling of said at least two auxiliary cards (3A, 3B, 3C), and that between the master controller and the stepper motor control cards there is at least one common guard switch state line (7), and that the stepper motor control card comprises means (32) for supplying the guard switch state data received from the combiner filter card to said common switch state line (7) when the control address of the corresponding card location appears on the control bus.
8. A control system according to any one of claims 5 to 7, c h a r a c t e r i s e d in that said means for providing a control address provide data about the frequency of the combiner filter unit through the auxiliary card connector to the stepper motor control card.
PCT/FI1993/000545 1992-12-18 1993-12-17 Control system Ceased WO1994015291A1 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
US08/290,830 US5504671A (en) 1992-12-18 1993-12-17 Radio system combiner filter control system wherein plural auxiliary cards automatically obtain correct address from motherboard upon being inserted in respective auxiliary card connectors
DE69325365T DE69325365T2 (en) 1992-12-18 1993-12-17 CONTROL SYSTEM
JP51484694A JP3299755B2 (en) 1992-12-18 1993-12-17 Control system
EP94901981A EP0627101B1 (en) 1992-12-18 1993-12-17 Control system
AU56527/94A AU669042B2 (en) 1992-12-18 1993-12-17 Allocating control addresses in a control system
NO943048A NO309118B1 (en) 1992-12-18 1994-08-17 Management system for addressing additional cards

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI925779A FI93589C (en) 1992-12-18 1992-12-18 Control system
FI925779 1992-12-18

Publications (1)

Publication Number Publication Date
WO1994015291A1 true WO1994015291A1 (en) 1994-07-07

Family

ID=8536426

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/FI1993/000545 Ceased WO1994015291A1 (en) 1992-12-18 1993-12-17 Control system

Country Status (9)

Country Link
US (1) US5504671A (en)
EP (1) EP0627101B1 (en)
JP (1) JP3299755B2 (en)
AT (1) ATE181431T1 (en)
AU (1) AU669042B2 (en)
DE (1) DE69325365T2 (en)
FI (1) FI93589C (en)
NO (1) NO309118B1 (en)
WO (1) WO1994015291A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2820524B1 (en) * 2001-02-05 2003-12-12 Valeo Climatisation PROGRAMMING OF DEVICE ADDRESSES, PARTICULARLY FOR A MOTOR VEHICLE AIR CONDITIONING DEVICE
US7610063B2 (en) * 2003-05-09 2009-10-27 Alcatel-Lucent Usa Inc. System for determining information for circuit packs connected by a single line bus

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4670855A (en) * 1982-02-24 1987-06-02 Digital Equipment Corporation Interchangeable interface circuit structure
US4726071A (en) * 1984-12-31 1988-02-16 Orion Industries, Inc. Microprocessor controlled self-tuning resonant cavity and method
US4964038A (en) * 1987-10-28 1990-10-16 International Business Machines Corp. Data processing system having automatic address allocation arrangements for addressing interface cards

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3236812C2 (en) * 1982-10-05 1987-01-08 Standard Elektrik Lorenz Ag, 7000 Stuttgart Telecontrol system
US4813014A (en) * 1986-04-14 1989-03-14 Phi Technologies, Inc. Digital audio memory system
US4905182A (en) * 1987-03-13 1990-02-27 Apple Computer, Inc. Self-configuring memory management system with on card circuitry for non-contentious allocation of reserved memory space among expansion cards
WO1990014621A1 (en) * 1989-05-24 1990-11-29 Hitachi, Ltd. Sequence controller system
US5265238A (en) * 1991-01-25 1993-11-23 International Business Machines Corporation Automatic device configuration for dockable portable computers
CA2092486C (en) * 1992-05-11 1999-05-11 Vincent Ferri Automatic slot identification and address decoding system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4670855A (en) * 1982-02-24 1987-06-02 Digital Equipment Corporation Interchangeable interface circuit structure
US4726071A (en) * 1984-12-31 1988-02-16 Orion Industries, Inc. Microprocessor controlled self-tuning resonant cavity and method
US4964038A (en) * 1987-10-28 1990-10-16 International Business Machines Corp. Data processing system having automatic address allocation arrangements for addressing interface cards

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN, Vol. 12, No. 245, P-729; & JP,A,63 037 441 (MATSUSHITA ELECTRIC IND. CO LTD), 18 February 1988 (18.02.88). *
PATENT ABSTRACTS OF JAPAN, Vol. 12, No. 303, P-746; & JP,A,63 075 850 (SEKISUI CHEM CO LTD), 6 April 1988 (06.04.88). *

Also Published As

Publication number Publication date
FI925779A7 (en) 1994-06-19
ATE181431T1 (en) 1999-07-15
FI93589B (en) 1995-01-13
FI93589C (en) 1995-04-25
NO309118B1 (en) 2000-12-11
EP0627101B1 (en) 1999-06-16
JP3299755B2 (en) 2002-07-08
AU5652794A (en) 1994-07-19
EP0627101A1 (en) 1994-12-07
NO943048D0 (en) 1994-08-17
DE69325365D1 (en) 1999-07-22
JPH07504059A (en) 1995-04-27
FI925779A0 (en) 1992-12-18
NO943048L (en) 1994-08-17
AU669042B2 (en) 1996-05-23
DE69325365T2 (en) 1999-11-18
US5504671A (en) 1996-04-02

Similar Documents

Publication Publication Date Title
CA2095811C (en) Communication interface for bus connected circuit breakers
RU99102234A (en) PROCESS AUTOMATION SYSTEM
IL111190A0 (en) Control and communications apparatus
CA1151315A (en) Electrical equipment
US20060071559A1 (en) Individually and redundantly addressable solid-state power controllers on multiple modules in a power distribution assembly
AU669042B2 (en) Allocating control addresses in a control system
SE9704916L (en) Systems and devices for controlling electrical appliances
CN117908419A (en) Analog output circuit and clamping piece
US6339805B1 (en) Connecting process and bus interface for connecting a subassembly of a programmable controller to a bus
JP2815770B2 (en) Recognition method of allocation position of line circuit in remote station
KR100513670B1 (en) Method for control room lamp of bus using Lonworks and IPS
US6076123A (en) System of peripheral assemblies which may be arranged in a decentralized manner
JPH09106306A (en) I/o unit for numerical controller and wire dividing panel
GB2153636A (en) Computer communications
WO2003069815A1 (en) Method and system for transmission of carrier signals between first and second antenna networks
CA2320248A1 (en) Vehicle security system for a vehicle having a data communications bus and related methods
EP1074901A2 (en) Programmable and computerised unit system for centralised management of command and actuation devices in electrical plants
EP0764928A1 (en) Mono-bidirectional control system with a number of actuations in electrical networks via en-decoders connected by a single wire to one or more other en-decoders
DE69802206D1 (en) CONNECTION CIRCUIT FOR ELECTRONIC MODULES
JPS6361835A (en) Setting of address in air-conditioning apparatus
JPS61274526A (en) transmission control device
KR19990015514U (en) Universal terminal board
JPH0720302B2 (en) Supervisory control system
JPH05347592A (en) Information transmission method
JPS61134139A (en) Terminal connecting system

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AU GB JP NO US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE

WWE Wipo information: entry into national phase

Ref document number: 08290830

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 1994901981

Country of ref document: EP

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWP Wipo information: published in national office

Ref document number: 1994901981

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 1994901981

Country of ref document: EP