WO1997034324A1 - Vertical power mosfet having reduced sensitivity to variations in thickness of epitaxial layer - Google Patents

Vertical power mosfet having reduced sensitivity to variations in thickness of epitaxial layer Download PDF

Info

Publication number
WO1997034324A1
WO1997034324A1 PCT/US1997/003484 US9703484W WO9734324A1 WO 1997034324 A1 WO1997034324 A1 WO 1997034324A1 US 9703484 W US9703484 W US 9703484W WO 9734324 A1 WO9734324 A1 WO 9734324A1
Authority
WO
WIPO (PCT)
Prior art keywords
epitaxial layer
layer
conductivity type
mosfet
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US1997/003484
Other languages
French (fr)
Inventor
Richard K. Williams
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Vishay Siliconix Inc
Original Assignee
Siliconix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siliconix Inc filed Critical Siliconix Inc
Priority to JP9532685A priority Critical patent/JP2000506677A/en
Priority to EP97908898A priority patent/EP0956596A1/en
Publication of WO1997034324A1 publication Critical patent/WO1997034324A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/101—Integrated devices comprising main components and built-in components, e.g. IGBT having built-in freewheel diode
    • H10D84/141—VDMOS having built-in components
    • H10D84/148—VDMOS having built-in components the built-in components being breakdown diodes, e.g. Zener diodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/63—Vertical IGFETs
    • H10D30/635—Vertical IGFETs having no inversion channels, e.g. vertical accumulation channel FETs [ACCUFET] or normally-on vertical IGFETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
    • H10D30/66—Vertical DMOS [VDMOS] FETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
    • H10D30/66—Vertical DMOS [VDMOS] FETs
    • H10D30/665—Vertical DMOS [VDMOS] FETs having edge termination structures
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
    • H10D30/66—Vertical DMOS [VDMOS] FETs
    • H10D30/668—Vertical DMOS [VDMOS] FETs having trench gate electrodes, e.g. UMOS transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] 
    • H10D62/108—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]  having localised breakdown regions, e.g. built-in avalanching regions 
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/149—Source or drain regions of field-effect devices
    • H10D62/151—Source or drain regions of field-effect devices of IGFETs 
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/149—Source or drain regions of field-effect devices
    • H10D62/151—Source or drain regions of field-effect devices of IGFETs 
    • H10D62/156—Drain regions of DMOS transistors
    • H10D62/157—Impurity concentrations or distributions

Definitions

  • This invention relates to vertical power MOSFETs and in particular to vertical power MOSFETs which are formed in a relatively thin epitaxial layer formed over a substrate.
  • a power MOSFET Two of the principal characteristics of a power MOSFET are its on-resistance, which is the resistance between its source and drain terminals when its gate is biased on, and its breakdown voltage, which is the voltage at which it experiences breakdown and conducts current when its gate is biased off.
  • the dopant concentration and thickness of the epi layer have an effect on on-resistance and breakdown voltage.
  • the breakdown voltage increases, while the on-resistance also increases.
  • both the on-resistance and breakdown voltage are reduced.
  • Variations in the thickness of the epi layer thus al ,ar the on-resistance and breakdown voltage of a vertical power MOSFET. These variations could occur during different production runs, among different wafers in a given run, or even in a single wafer.
  • the epi layer is relatively thick (e.g., in the range of 10 to 50 ⁇ m) such variations are normally not significant in percentage terms, and therefore they do not create serious problems.
  • the situation changes, however, as the thickness of the epi layer is reduced, particularly in MOSFETs which are designed to operate at low voltages (e.g., below 60 V and especially below 15 V) .
  • Fig. 1A illustrates a graph of dopant concentration versus depth in a vertical trench-gated MOSFET.
  • the trench gate is illustrated along the horizontal axis.
  • the three curves represent dopant profiles corresponding to three different epi layer thicknesses. Each of the curves shows a transition from a relatively low dopant concentration within the N-epi layer to a relatively high dopant concentration in the N+ substrate.
  • Cross-sectional views of MOSFETs which correspond to are shown in Figs. IB and 1C, respectively.
  • Figs. 2A and 2B show a graph of dopant concentration versus depth and a cross-sectional view of the MOSFET, respectively. While this produces the lowest possible on-resistance and can minimize the effect of epi layer thickness variations, the integrity of the thermally grown gate oxide in the region where the trench projects into the substrate may be degraded as a result of crystallographic defects in the degenerately doped substrate. This may reduce the yield and reliability of the devices.
  • a similar problem can occur in a low-voltage planar double-diffused MOSFET, where the distance between the bottom of the P-body and the substrate, designated Net X ⁇ , determines both the on- resistance and the breakdown voltage of the device. Because of variations in the thickness of the epi layer ( ⁇ ep i) r a certain percentage of the devices in a given production run may have unacceptably low breakdown voltages. Conversely, if the target epi layer thickness is increased to avoid this result, some of the devices may have unacceptably high on-resistances. Again, these problems are most prevalent in low-voltage devices, where the thickness of the epi layer must be reduced in order to minimize on-resistance.
  • Fig. 4A is a graph showing the actual breakdown voltage BV. ctuaI as a function of the target breakdown voltage BV taIBet for three cases: where the epi layer is the correct thickness (X epi ) , where it exceeds the correct thickness by 0.5 ⁇ m (X ⁇ + 3 ⁇ ) and where it is less than the correct thickness by 0.5 ⁇ m (X ep ⁇ - 3 ⁇ ) .
  • BV actual is essentially equal to BV, ⁇ , for all three cases, reflecting the fact that when the epi layer is relatively thick, variations in its thickness, either on the positive or negative side, do not appreciably affect the actual breakdown voltage.
  • BV actt ⁇ I falls significantly below BV target when the epi layer thickness is at the low side of the statistical range (X ⁇ j - 3 ⁇ ) . If the epi layer is equal to or greater than the correct thickness, BV actua , is very close to BV,. ⁇ at all levels of BV ⁇ . (In this case, the dominant factor in determining BV actu , is the level of doping rather that the thickness of the epi layer.)
  • Fig. 4B is a graph of the on-resistance (R DS ) as a function of BV tarset for the same three cases that are shown in Fig. 4A.
  • R DS does not vary appreciably with epi layer thickness at high levels of BV ⁇ .
  • R DS deviates significantly from the norm when the thickness of the epi layer is either greater than or less than the target thickness.
  • the vertical power MOSFET of this invention is formed in a substrate and an epitaxial layer overlying the substrate.
  • the MOSFET includes a source region of a first conductivity type adjacent the top surface of the epitaxial layer, a body region of a second conductivity type opposite to the first conductivity type, and a drain region of the first conductivity type, the drain region comprising the substrate and a lower portion of the epitaxial layer.
  • the dopant concentration in the substrate is greater than the dopant concentration in the drain portion of the epitaxial layer.
  • a buried layer of the first conductivity type is formed in the epitaxial layer, the buried layer having a dopant concentration which is greater than the dopant concentration of the epitaxial layer but, typically, less than the dopant concentration of the substrate.
  • the top edge of the buried layer is a predetermined distance from the top surface of the epitaxial layer.
  • the vertical power MOSFET could be, for example, a vertical trench-gated device or a planar double- diffused device.
  • the preferred method of forming the buried layer is by a high-energy ion implant through the top surface of the epitaxial layer.
  • the buried layer extends into the heavily doped substrate.
  • the ion implant is preferably performed after most high temperature operations in the process sequence to minimize diffusion of the buried layer and thereby control to the maximum extent possible the distance between the top edge of the buried layer and the top surface of the epitaxial layer. This in turn controls the distance between the top edge of the buried layer and the drain- body junction and allows the breakdown voltage and on- resistance of the MOSFET to be determined substantially without regard to the thickness of the epitaxial layer. In other words, the breakdown voltage and on-resistance of the device exhibit minimal variation from wafer to wafer and lot to lot.
  • the trench does not extend into the buried layer, but the buried layer overlaps and extends into the substrate.
  • the breakdown voltage of the MOSFET may be set by a deep region of the second conductivity type which can be formed in every MOSFET cell as an extension of the body region, or at a selected periodicity throughout the array of cells. In either case, the location of breakdown is kept away from the trenched gate.
  • a localized, more heavily doped region of the first conductivity type is formed in the epitaxial layer above the buried layer in a central region of the MOSFET cells.
  • the localized, more heavily doped region sets the value of the breakdown voltage and maintains the breakdown away from the trench; and it helps to reduce the series resistance of the current path from the channel to the substrate.
  • the trench extends into the buried layer and the buried layer extends into the substrate.
  • the trenches are formed close together such that an intervening body region between the trenches is fully depleted of carriers when the MOSFET is in an off condition.
  • the depleted region may be either N- or P- type conductivity.
  • the buried layer may lie entirely below the bottom of the trench, or the trench may extend into the buried layer.
  • the buried layer is formed prior to the growth of the epi layer, using a dopant species with a higher diffusivity than the dopant used to dope the substrate. While this approach does not yield a device having a uniform distance between the top edge of the buried layer and the surface of the epi layer, it forms a heavily-doped region into which the trench may safely extend without degrading the quality of the gate oxide.
  • Fig. 1A shows a graph of the dopant concentration as a function of depth for three conventional trench- gated MOSFETs in which the trenches extend only into the epitaxial layer.
  • Figs. IB and 1C show cross-sectional views of two of the MOSFETs characterized in Fig. 1A.
  • Fig. 2A shows a graph of the dopant concentration as a function of depth for a conventional trench-gated MOSFET in which the trench extends into the heavily- doped substrate.
  • Fig. 2B shows a cross-sectional view of the MOSFET characterized in Fig. 2A.
  • Fig. 3 shows a cross-sectional view of a conventional planar vertical double-diffused MOSFET.
  • Fig. 4A illustrates a graph showing the actual breakdown voltage as a function of target breakdown voltage for MOSFETs having a range of epi thicknesses.
  • Fig. 4B illustrates a graph showing the on- resistance as a function of target breakdown voltage for MOSFETs having a range of epi thicknesses.
  • Fig. 5A shows a graph of dopant concentration as a function of depth for a buried layer implanted in an epi layer.
  • Fig. 5B shows a cross-sectional view of the buried layer characterized in Fig. 5A.
  • Figs. 5C, 5E and 5G show graphs of dopant concentration as a function of depth for three buried layers implanted at different locations in relation to the interface between an epi layer and a substrate.
  • Figs. 5D, 5F and 5H show cross-sectional views of the buried layers characterized in Figs. 5C, 5E and 5G.
  • Fig. 6A is a graph which shows the projected range for the ion implantation into silicon of various dopants, including boron (B) , phosphorus (P) and arsenic (Ar) , as a function of implant energy.
  • Fig. 6B is a graph which shows for silicon the straggle, i.e. the variation in implant depth around the projected range, for the same dopants shown in Fig. 6A, as a function of implant energy.
  • Fig. 6C is a graph which shows the range and vertical distribution of boron implanted into silicon as a function of implant energy.
  • Fig. 6D is a graph which shows the range and vertical distribution of phosphorus implanted into silicon as a function of implant energy.
  • Fig. 7 shows a cross-sectional view of a vertical trench-gated MOSFET having a buried layer in accordance with the invention and a deep diffusion located in one of every N cells to prevent breakdown within the active MOSFET cells.
  • Fig. 8 shows a cross-sectional view of a vertical trench-gated MOSFET in which the trenches extend into a buried layer in accordance with the invention.
  • Fig. 9 shows a cross-sectional view of a vertical trench-gated MOSFET having a buried layer in accordance with the invention and having a plug of the same conductivity type as the buried layer at the center of each cell.
  • Fig. 10 shows a cross-sectional view of a vertical trench-gated MOSFET having a buried layer in accordance with the invention and a deep body diffusion at the center of each MOSFET cell.
  • Figs. 11A-11I illustrate the steps of a process for fabricating the MOSFET shown in Fig. 7.
  • Fig. 11J illustrates a modification of the process shown in Figs 11A-11I.
  • Fig. 12 shows a cross-sectional view of one possible termination area of the MOSFET shown in Fig. 7.
  • Fig. 13 shows a cross-sectional view of a vertical planar double-diffused MOSFET having a buried layer in accordance with the invention.
  • Figs. 14A-14C illustrate the steps of a process for fabricating the MOSFET shown in Fig. 13.
  • Figs. 15A and 15B illustrate cross-sectional views of vertical trench-gated MOSFETs in accordance with the invention having closely spaced trenches and no body contacts.
  • Figs. 16A and 16B illustrate cross-sectional views of vertical accumulation mode trench-gated MOSFETs in accordance with the invention, having no body regions.
  • Fig. 17A shows a cross-sectional view of a vertical trench-gated MOSFET in which the buried layer is implanted before the epi layer is grown and extends to a level above the bottoms of the trenches.
  • Fig. 17B shows a graph of the dopant concentration as a function of depth for the MOSFET shown in Fig. 17A.
  • the buried layer of this invention is preferably formed by implanting dopant through the top surface of an epitaxial (epi) layer.
  • Figs. 5A-5H illustrate with graphs and cross-sectional views several possible locations of the buried layer.
  • Figs 5A and 5B show the general case of a buried layer formed in any epi layer. Apart from the buried layer, the epi layer is assumed to be undoped.
  • Fig. 5A shows the dopant concentration as a function of depth with R indicating the range of the implant and S indicating the straggle or deviation of the implant. These same perimeters are indicated in the cross-sectional view of Fig. 5B.
  • Figs. 5C-5G illustrate three possible variations which may occur when a buried layer is implanted into a doped epi layer which is formed over a substrate.
  • the peak concentration of the buried layer (the range of the implant) roughly coincides with the interface between the epi layer and the substrate.
  • the peak concentration of the buried layer lies below the interface between the epi layer and substrate, and as a result most of the buried layer overlaps the substrate.
  • the peak concentration of the buried layer lies above the interface between the epi layer and substrate, and as a result only a small portion of the buried layer overlaps the substrate. Note that in all three cases shown in Figs.
  • Figs. 6A and 6B are graphs which show the projected range and straggle, respectively, of an ion implantation into silicon of boron (B) , phosphorus (P) , arsenic (As) , antimony (Sb) and argon (Ar) , as a function of implant energy.
  • Figs. 6C and 6D are graphs which show the typical deep and shallow statistical perturbations of boron and phosphorus implants, respectively, using the data of Figs. 6A and 6B.
  • R p represents the range. At the deep end of the implant, the projected range is R p + 3 ⁇ ; at the shallow end of the implant the projected range is R p - 3 ⁇ .
  • Fig. 7 illustrates cross-sectional view of a trench-gated MOSFET 700 which includes a buried layer 720 in accordance with the principles of this invention.
  • MOSFET 700 includes a trenched gate 702 which extends into an N-epi layer 704.
  • Each cell of MOSFET 700 includes an N+ source 706 which extends around the perimeter of the cell adjacent the surface of epi layer 704.
  • Below the N+ source region 706 is a P body region 708 which includes a channel region adjacent the wall of the trench.
  • Adjacent the top surface of N-epi layer 704 at the center of the cell is a P+ contact region 710.
  • a metal layer 712 makes contact with N+ source region 706 and P+ contact region 710 and shorts these two regions together. Note that in MOSFET 700 the bottom of P body region 708 is essentially flat and does not extend below the bottom of the trench.
  • N-epi layer 704 is formed on the surface of an N+ substrate 714. Within N-epi layer 714, outside the active MOSFET cells, a deep P region 716 is formed. Deep P region 716 is similar to the deep P region disclosed in Application Serial No. 08/459,555, filed June 2 , 1995, which is incorporated herein by reference. One deep P region (similar to deep P region 716) is formed for every N MOSFET cells, and each deep P region prevents breakdown from occurring in the active MOSFET cells. In this sense, deep P region 716 "protects" the MOSFET cells. Deep P region 716 includes a P+ contact region 718.
  • MOSFET 700 includes an N+ buried layer 720 in accordance with this invention. N+ buried layer 720 is formed primarily in the N-epi layer 704, but it also extends into the N+ substrate 714.
  • the breakdown voltage and on-resistance of MOSFET 700 are determined in part by the dopant concentration of N-epi layer 704 and the distance between the drain end of the channel and the top edge of N+ buried layer 720 (designated X epj ) .
  • X epi is in turn determined by the location of N+ buried layer 720 below the surface of the epi layer 704.
  • N+ buried layer 720 is formed, as described below, by implanting N-type ions through the top surface of N-epi layer 704 at a selected energy and dosage. In this manner, the location of N+ buried layer 720 is determined, and thus the distance X ⁇ is independent of the thickness of N-epi layer 704.
  • Breakdown in MOSFET 700 would most likely occur at the location where deep P region 716 touches N+ buried layer 720.
  • Fig. 8 illustrates a cross-sectional view of a MOSFET 800 which includes a trenched gate 802, an N+ source region 806, and a P body region 808, which are generally similar to the corresponding regions of MOSFET 700.
  • N+ buried layer 820 occupies a considerably larger percentage of a thinner epi layer than N+ buried layer 720, however, so that the trenches extend into N+ buried layer 820.
  • the breakdown voltage of MOSFET 800 is determined by the distance between P+ contact region 810 and N+ buried layer 820 at the center of each MOSFET cell. Thus breakdown occurs at the center of each cell, and damage to the gate oxide from impact ionization near the corners of the trenches is prevented.
  • the dopant concentration of N+ buried layer 820 is set at a lower level than that of N+ substrate 814. Doing so avoids crystal damage to the epi layer and resulting damage to the quality of the gate oxide where the trench extends into N+ buried layer 820.
  • Fig. 9 illustrates a third embodiment which includes a MOSFET 900.
  • MOSFET 900 is similar in basic structure to those previously described, but MOSFET 900 also includes an N-type dopant "plug" 922 which is formed in the center of each MOSFET cell.
  • Dopant plug 922 extends to the N+ buried layer 920, which in turn extends into the N+ substrate 914. Accordingly, breakdown is forced to the center of each MOSFET cell, and is determined primarily by the vertical distance between P+ contact region 910 and N plug 922.
  • the dopant concentration of N plug 922 would typically be in the range of 7 x 10 13 cm “3 to 5 x 10 15 cm '3 .
  • the resistance of the MOSFET is also lowered by this heavily doped plug.
  • Fig. 10 illustrates a cross-sectional view of a MOSFET 1000 in accordance with the invention.
  • MOSFET 1000 which includes an N+ buried layer 1020, is generally similar in structure to the MOSFETs previously described, but it includes a deep P region
  • Deep P region 1024 is similar to the deep P region taught in U.S. Patent No. 5,072,266 to Bulucea et al., and it helps insure that breakdown will occur at the center of each MOSFET cell, away from the edge of the trench where it could cause damage to the gate oxide.
  • Figs. 11A-11H illustrate a process sequence for forming the MOSFET 700 shown in Fig. 7.
  • Fig. 11A shows N-epi layer 704 grown on the top surface of N+ substrate 714.
  • N-epi layer 704 is typically in the range 1-6 ⁇ m thick and is doped to a concentration of 8 x 10 15 to 9 x 10 16 cm 3 .
  • N+ substrate 714 is typically about 250-350 ⁇ m thick (after thinning) and has a resistivity of as low as 0.005 ⁇ -cm, and preferably as low as 0.003 ⁇ -cm or even 0.001 ⁇ -cm.
  • N+ substrate 714 is frequently thicker, in the range of 450-550 ⁇ m.
  • Fig. 11A shows N-epi layer 704 grown on the top surface of N+ substrate 714.
  • N-epi layer 704 is typically in the range 1-6 ⁇ m thick and is doped to a concentration of 8 x 10 15
  • a pre-implant oxide layer typically several hundred angstroms thick, has been formed on the top surface of N-epi layer 704, and phosphorus ions are implanted into N-epi layer 704 to form N+ buried layer 720. Note that immediately after the implanting the buried layer 720 is located above the interface between N-epi layer 704 and N+ substrate 714.
  • the phosphorus ions are implanted at an energy of about 800-900 KeV to obtain a range of about 1 ⁇ m. If a P-type buried layer were required (for a P-channel device) , boron could be implanted at an energy of 500-600 KeV to obtain a 1 ⁇ m range.
  • a mask 1100 has been formed on the sur f ace of N-epi layer 704, typically using an organic photoresist, and dopant is implanted through an opening in mask 1100 to form deep P region 716. Mask 1100 is then removed.
  • Implant doses should be in the range of 1 x 10 14 cm “2 to 8 x 10 15 cm “2 and at energies ranging from 20 keV to 250 keV.
  • Trenches are then etched in the top surface of epi layer 704 (through an appropriate mask) , a gate oxide layer is grown on the walls of the trenches, and the trenches are filled with polysilicon gate material, as shown in Fig. 11D.
  • the polysilicon gate may be doped with ions of the same conductivity type as the epi layer, either during deposition in situ, before patterning using predeposition from P0C1 3 , or by ion implantation before or after patterning.
  • An oxide layer 1102 is grown on the surface of epi layer 704 between the trenches.
  • P body region 708 is formed by implantation through oxide layer 1102 and a subsequent drive-in.
  • Ion implant doses are typically in the range of 1 x 10 13 cm “2 to 1 x 10 14 cm “2 at 30 keV to 150 keV.
  • Diffusion temperatures range from 950 to 1150° C for 1 to 10 hours with typical junction depths of 1-2 ⁇ m and with diffusivity-time products JDt of 0.3 to 1.3 ⁇ m.
  • N+ buried layer 720 diffuses upward and downward during the drive-in step.
  • the body could be formed prior to the trench.
  • a mask 1104 is formed on the surface of N-epi layer 704, and N+ source regions 706 are formed by implantation and drive-in of arsenic or phosphorus ions (implant doses are typically in the range of 1 x 10 15 cm" 2 to 8 x 10 15 cm “2 at 20 to 200 keV (but typically about 40 keV) ) .
  • This step is illustrated in Fig. 11F.
  • P+ regions 710 and 718 are formed by implanting boron ions through the top surface of N-epi layer 704, as shown in Figs. 11G (implant doses are typically in the range of 7 x 10 14 cm “2 to 5 x 10 15 cm “2 at 20 to 80 keV) .
  • This step may be performed with another mask or as a blanket implant so long as the P+ dopant does not counterdope the N+ regions and raise the sheet resistance or contact resistance of the N+ regions significantly.
  • the subsequent drive-in step further expands N+ buried layer 720 until it touches the bottom of deep P region 716.
  • a low temperature oxide (LTO) layer 1106 and a borophosphosilicate glass (BPSG) layer 1108 are formed and patterned to cover the trenches.
  • metal contact layer 712 is then formed to contact the source and body regions of MOSFET 700.
  • a subsequent passivation deposition and masked etch may then be performed, using PSG or silicon nitride as the passivant.
  • the N+ buried layer 720 is implanted after the N-epi layer is formed on the substrate.
  • the buried layer could also be implanted at other stages of the process.
  • the buried layer could be implanted after P body region 708 is implanted and driven-in (Fig. HE) , in which case the buried layer would not experience the thermal effect of the body drive-in.
  • the buried layer could also be implanted after the formation of the N+ source regions (Fig. 11F) or after the formation of the P+ regions (Fig. 11G) . As shown in Fig.
  • the N+ buried layer may even be implanted after the contact mask has been formed, in which case the buried layer is not continuous but instead consists of an array of discrete portions located under the centers of the MOSFET cells.
  • Buried layer 1110 shown in Fig. HJ could be thermally activated and annealed to repair implant damage during the step of flowing the BPSG layer.
  • Fig. 12 shows a cross-sectional view of the termination area of a MOSFET, showing a field oxide region 1200 which prevents the implanted N+ buried layer 720 from extending into the termination region.
  • Field oxide region 1200 could be formed, for example, immediately before the implanting of N+ layer 720 as shown in Fig. 11B.
  • another type of mask could be used to prevent the N+ buried layer from extending into the termination region.
  • Fig. 13 is a cross-sectional view which illustrates the principles of this application applied to a planar double-diffused MOSFET (DMOS) .
  • MOSFET 1300 is formed in an N-epi layer 1304, which is grown on the surface of an N+ substrate 1314.
  • N+ source regions 1306 and P body regions 1308 are formed in N-epi layer 1304.
  • a metal contact layer 1312 makes contact with N+ source regions 1306 and, via P+ contact regions 1310, with P body region 1308. Since MOSFET 1300 is a vertical device, the drain includes the N+ substrate 1314 and N-epi region 1304.
  • a gate 1302 is formed over channel regions within P body region 1308 and is separated from the surface of epi layer 1304 by a gate oxide layer 1316.
  • an N+ buried la - ⁇ r 1320 is formed within N-epi layer 1304 and extending into N+ substrate 1314. Since N+ buried layer 1320 is formed by implanting ions at a selected energy and dosage, the distance X epj between the upper edge of N+ buried layer 1320 and the bottom of P body region 1308 is maintained relatively constant. In particular, X epj is not affected by the thickness of N- epi layer 1304. As with the trench-gated MOSFET described above, this allows the breakdown voltage and on-resistance of the device to be set with greater precision and without concern that these parameters will be affected by the thickness of the epi layer.
  • Figs. 14A-14C illustrate several steps of a process sequence for fabricating MOSFET 1300.
  • the doping concentrations, implant doses and energies, junction depths, and methods used to form the epi- layer, body diffusion, P+ body contact diffusion and N+ source diffusion of the planar DMOS are similar to the same steps used in the fabrication of the trench DMOS.
  • Fig. 14A shows N-epi layer 1304 grown on N+ substrate 1314 and N+ buried layer 1320 being implanted through the top surface of N-epi layer 1304.
  • gate 1302 and gate oxide layer 1316 has been formed by known means, and P body region 1308 is implanted through the exposed top surface of N-epi layer 1304, with the gate 1302 acting as a mask. P body region 1308 is then driven-in, and this step causes N+ buried layer 1320 to diffuse upward and downwar .
  • N+ source regions 1306 and P+ contact regions 1310 have been implanted by known means, and metal layer 1312 has been formed to establish contact to the source and body of MOSFET 1300.
  • N+ buried layer 1320 diffuses further as the N+ and P+ regions are driven-in, and as shown in Fig. 14C extends into N+ substrate 1314.
  • Figs. 15A and 15B show a buried layer of this invention with a MOSFET 1500 in which there is no contact for P body region 1508.
  • the distance between the gate trenches is small (e.g., 1.5 ⁇ m) and the gate 1502 consists of N-type polysilicon.
  • P body region 1508 is fully depleted when the MOSFET is turned off.
  • N+ buried layer 1520 extends into N+ substrate 1514, but the top edge of N+ buried layer 1520 is separated from the bottoms of the trenches.
  • Fig. 15B shows a similar device, except that the N+ buried layer 1520A extends to a level above the bottoms of the trenches.
  • Figs. 16A and 16B shows cross-sectional views of an accumulation mode field effect transistor (ACCUFET) , which has no body region.
  • ACCUFET accumulation mode field effect transistor
  • the trenches are spaced close together and the gate is doped with N-type material.
  • the N-epi region 1604 between the trenched-gates is fully depleted with the device is turned off.
  • the N+ buried layer 1620 is separated from the bottoms of the trenches; in the embodiment shown in Fig. 16B, the N+ buried layer 1620A extends to a level above the bottoms of the trenches. In both embodiments, the N+ buried layer extends into N+ substrate 1614.
  • MOSFET 1700 shown in Fig. 17A is somewhat similar to MOSFET 800 shown in Fig. 8, but the N+ buried layer 1720 is not implanted through the top surface of the epitaxial layer. Rather N+ buried layer 1720 is implanted into the top surface of N++ substrate 1714. The epitaxial layer is then grown on the N++ substrate 1714. During this and subsequent processing steps N+ buried layer 1720 diffuses upward into the epitaxial layer. Thus the distance between the top edge of N+ buried layer 1720 and the surface of the epitaxial layer varies with the thickness of the epitaxial layer. However, the dopant concentration in N+ buried layer 1720 is controlled to be lower than the dopant concentration in N++ substrate 1714. N+ buried layer 1720 therefore has fewer crystallographic problems than the N++ substrate 1714. While a similar process sequence can be used for the planar DMOS, the benefits are reduced since the gate oxide is not formed in the N+ substrate.
  • Fig. 17B shows a graph of the dopant concentration versus the depth below the surface of the epitaxial layer.
  • the thickness of the epitaxial layer is shown as X and the distance between the surface of the epitaxial layer and the top edge of the buried layer is shown as "Net epi", which is variable.
  • the structure exemplified by MOSFET 1700 allows one to dope the substrate very heavily while allowing the trenches to extend into the buried layer. Since the dopant concentration and consequently the extent of crystallographic defects in the buried layer are controlled, the integrity of the gate oxide can be maintained while providing a low resistance path from the drain end of the channel to the lower surface of the substrate.
  • the trenches are preferably etched deep enough that they are certain to extend into the N+ buried layer, even taking into account variations in the thickness of the epitaxial layer.
  • N+ buried layer 1720 might have a resistivity that exceeds the resistivity of N++ substrate 1714 by a factor of ten.
  • the resistivity of N+ buried layer 1720 could be on the order of 0.01 ⁇ -cm as compared with 0.001 ⁇ -cm for N++ substrate 1714.
  • a relatively slow-diffusing dopant such as As or Sb
  • a relatively fast-diffusing dopant such as P
  • the substrate could be doped with B and the buried layer could be formed with Al or In.
  • the Al or In buried layer would diffuse upward faster than the B substrate.
  • the embodiments described above are intended to be illustrative only and not limited the broad principles of this invention. Numerous alternative embodiments that are within the principles of this invention will be apparent to those skilled in the art. For example, while the embodiments described above generally refer to N-channel devices, the principles of this invention are also applicable to P-channel devices. The following claims are intended to cover all such embodiments.

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

A vertical power MOSFET (700), includes an N+ substrate (714) and an overlying N-epitaxial layer (704). An N-type buried layer (720) is formed in the epitaxial layer and overlaps the substrate, the buried layer having a dopant concentration which is greater than the dopant concentration of the epitaxial layer, but less than the dopant concentration of the substrate. The distance between the top edge of the buried layer and a drain-body junction of the MOSFET allows the breakdown voltage and on resistance of the MOSFET to be determined substantially without regard to the thickness of the epitaxial layer.

Description

VERTICAL POWER MOSFET HAVING REDUCED SENSITIVITY TO VARIATIONS IN THICKNESS OF EPITAXIAL LAYER
FIELD OF THE INVENTION This invention relates to vertical power MOSFETs and in particular to vertical power MOSFETs which are formed in a relatively thin epitaxial layer formed over a substrate.
BACKGROUND OF THE INVENTION
Two of the principal characteristics of a power MOSFET are its on-resistance, which is the resistance between its source and drain terminals when its gate is biased on, and its breakdown voltage, which is the voltage at which it experiences breakdown and conducts current when its gate is biased off. For vertical power MOSFETs which are formed in an epitaxial ("epi") layer, the dopant concentration and thickness of the epi layer have an effect on on-resistance and breakdown voltage. To the extent that the epi layer is made thicker and more lightly doped, the breakdown voltage increases, while the on-resistance also increases. Conversely, to the extent that the epi layer is made thinner and more heavily doped, both the on-resistance and breakdown voltage are reduced. In practice, a compromise is normally reached by making the epi layer as thin and as heavily doped as is permissible in light of the specified breakdown voltage of the device. The resulting on-resistance is accepted more or less as an inevitable consequence of the foregoing dichotomy.
Variations in the thickness of the epi layer thus al ,ar the on-resistance and breakdown voltage of a vertical power MOSFET. These variations could occur during different production runs, among different wafers in a given run, or even in a single wafer. When the epi layer is relatively thick (e.g., in the range of 10 to 50 μm) such variations are normally not significant in percentage terms, and therefore they do not create serious problems. The situation changes, however, as the thickness of the epi layer is reduced, particularly in MOSFETs which are designed to operate at low voltages (e.g., below 60 V and especially below 15 V) .
This problem is illustrated in Figs. 1A-1C. Fig. 1A illustrates a graph of dopant concentration versus depth in a vertical trench-gated MOSFET. The trench gate is illustrated along the horizontal axis. The three curves
Figure imgf000004_0001
represent dopant profiles corresponding to three different epi layer thicknesses. Each of the curves shows a transition from a relatively low dopant concentration within the N-epi layer to a relatively high dopant concentration in the N+ substrate. Cross-sectional views of MOSFETs which correspond to
Figure imgf000004_0002
are shown in Figs. IB and 1C, respectively.
Assume that the bottom of the trench is 2 μm below the surface of the device and that X^, is 3 μm below the surface, X^ is 4 μm below the surface, and Xepi3 is 5 μm below the surface. Given these assumptions, one can easily see that variation of only ± 1 μm in the thickness of the epi layer changes the distance between the bottom of the trench from 1 μm (X j) to 3 μm (X^B) . If X^B represents the target epi layer thickness that is required to achieve a desired breakdown voltage, a device which ended up with X^, would fall far short of the requirement. In this regime, the breakdown voltage would fall about 15-20 V for every 1 μm lost in epi thickness.
One possible solution to this problem is to allow the trench to project entirely through the epi layer and into the substrate, as depicted in Figs. 2A and 2B, which show a graph of dopant concentration versus depth and a cross-sectional view of the MOSFET, respectively. While this produces the lowest possible on-resistance and can minimize the effect of epi layer thickness variations, the integrity of the thermally grown gate oxide in the region where the trench projects into the substrate may be degraded as a result of crystallographic defects in the degenerately doped substrate. This may reduce the yield and reliability of the devices.
As shown in Fig. 3, a similar problem can occur in a low-voltage planar double-diffused MOSFET, where the distance between the bottom of the P-body and the substrate, designated Net X^, determines both the on- resistance and the breakdown voltage of the device. Because of variations in the thickness of the epi layer (χ epi) r a certain percentage of the devices in a given production run may have unacceptably low breakdown voltages. Conversely, if the target epi layer thickness is increased to avoid this result, some of the devices may have unacceptably high on-resistances. Again, these problems are most prevalent in low-voltage devices, where the thickness of the epi layer must be reduced in order to minimize on-resistance.
Fig. 4A is a graph showing the actual breakdown voltage BV.ctuaI as a function of the target breakdown voltage BVtaIBet for three cases: where the epi layer is the correct thickness (Xepi) , where it exceeds the correct thickness by 0.5 μm (X^ + 3σ) and where it is less than the correct thickness by 0.5 μm (Xepι - 3σ) . At relatively large values of BVurgel, BVactual is essentially equal to BV,^, for all three cases, reflecting the fact that when the epi layer is relatively thick, variations in its thickness, either on the positive or negative side, do not appreciably affect the actual breakdown voltage. At lower levels of BV et, however, BVacttωI falls significantly below BVtarget when the epi layer thickness is at the low side of the statistical range (X^j - 3σ) . If the epi layer is equal to or greater than the correct thickness, BVactua, is very close to BV,.^ at all levels of BV^^. (In this case, the dominant factor in determining BVactu,, is the level of doping rather that the thickness of the epi layer.)
Fig. 4B is a graph of the on-resistance (RDS) as a function of BVtarset for the same three cases that are shown in Fig. 4A. RDS does not vary appreciably with epi layer thickness at high levels of BV^^. At low levels of BVtarge,, RDS deviates significantly from the norm when the thickness of the epi layer is either greater than or less than the target thickness.
Thus, what is needed is a low-voltage vertical MOSFET in which the deviations in breakdown voltage and on-resistance caused by variations in the thickness of the epitaxial layer are minimized. Variations in the thickness of the epi layer are particularly difficult to control when the epi layer is thin, as in the case of optimized low-voltage power MOSFETs.
SUMMARY OF THE INVENTION
The vertical power MOSFET of this invention is formed in a substrate and an epitaxial layer overlying the substrate. The MOSFET includes a source region of a first conductivity type adjacent the top surface of the epitaxial layer, a body region of a second conductivity type opposite to the first conductivity type, and a drain region of the first conductivity type, the drain region comprising the substrate and a lower portion of the epitaxial layer. The dopant concentration in the substrate is greater than the dopant concentration in the drain portion of the epitaxial layer. In accordance with the invention, a buried layer of the first conductivity type is formed in the epitaxial layer, the buried layer having a dopant concentration which is greater than the dopant concentration of the epitaxial layer but, typically, less than the dopant concentration of the substrate. The top edge of the buried layer is a predetermined distance from the top surface of the epitaxial layer. The vertical power MOSFET could be, for example, a vertical trench-gated device or a planar double- diffused device.
The preferred method of forming the buried layer is by a high-energy ion implant through the top surface of the epitaxial layer. The buried layer extends into the heavily doped substrate. The ion implant is preferably performed after most high temperature operations in the process sequence to minimize diffusion of the buried layer and thereby control to the maximum extent possible the distance between the top edge of the buried layer and the top surface of the epitaxial layer. This in turn controls the distance between the top edge of the buried layer and the drain- body junction and allows the breakdown voltage and on- resistance of the MOSFET to be determined substantially without regard to the thickness of the epitaxial layer. In other words, the breakdown voltage and on-resistance of the device exhibit minimal variation from wafer to wafer and lot to lot. In one embodiment of a trench-gated MOSFET, the trench does not extend into the buried layer, but the buried layer overlaps and extends into the substrate. The breakdown voltage of the MOSFET may be set by a deep region of the second conductivity type which can be formed in every MOSFET cell as an extension of the body region, or at a selected periodicity throughout the array of cells. In either case, the location of breakdown is kept away from the trenched gate. In another embodiment a localized, more heavily doped region of the first conductivity type is formed in the epitaxial layer above the buried layer in a central region of the MOSFET cells. The localized, more heavily doped region sets the value of the breakdown voltage and maintains the breakdown away from the trench; and it helps to reduce the series resistance of the current path from the channel to the substrate. In yet another embodiment of a trench-gated MOSFET, the trench extends into the buried layer and the buried layer extends into the substrate.
In other embodiments of a trench-gated MOSFET, the trenches are formed close together such that an intervening body region between the trenches is fully depleted of carriers when the MOSFET is in an off condition. The depleted region may be either N- or P- type conductivity. The buried layer may lie entirely below the bottom of the trench, or the trench may extend into the buried layer.
In yet another embodiment the buried layer is formed prior to the growth of the epi layer, using a dopant species with a higher diffusivity than the dopant used to dope the substrate. While this approach does not yield a device having a uniform distance between the top edge of the buried layer and the surface of the epi layer, it forms a heavily-doped region into which the trench may safely extend without degrading the quality of the gate oxide.
BRIEF DESCRIPTION OF THE DRAWING
Fig. 1A shows a graph of the dopant concentration as a function of depth for three conventional trench- gated MOSFETs in which the trenches extend only into the epitaxial layer.
Figs. IB and 1C show cross-sectional views of two of the MOSFETs characterized in Fig. 1A.
Fig. 2A shows a graph of the dopant concentration as a function of depth for a conventional trench-gated MOSFET in which the trench extends into the heavily- doped substrate.
Fig. 2B shows a cross-sectional view of the MOSFET characterized in Fig. 2A. Fig. 3 shows a cross-sectional view of a conventional planar vertical double-diffused MOSFET. Fig. 4A illustrates a graph showing the actual breakdown voltage as a function of target breakdown voltage for MOSFETs having a range of epi thicknesses. Fig. 4B illustrates a graph showing the on- resistance as a function of target breakdown voltage for MOSFETs having a range of epi thicknesses.
Fig. 5A shows a graph of dopant concentration as a function of depth for a buried layer implanted in an epi layer.
Fig. 5B shows a cross-sectional view of the buried layer characterized in Fig. 5A.
Figs. 5C, 5E and 5G show graphs of dopant concentration as a function of depth for three buried layers implanted at different locations in relation to the interface between an epi layer and a substrate.
Figs. 5D, 5F and 5H show cross-sectional views of the buried layers characterized in Figs. 5C, 5E and 5G. Fig. 6A is a graph which shows the projected range for the ion implantation into silicon of various dopants, including boron (B) , phosphorus (P) and arsenic (Ar) , as a function of implant energy. (Source: Semiconductor Technology Handbook, Technology Associates, 1980) Fig. 6B is a graph which shows for silicon the straggle, i.e. the variation in implant depth around the projected range, for the same dopants shown in Fig. 6A, as a function of implant energy. (Source: Semiconductor Technology Handbook, supra) Fig. 6C is a graph which shows the range and vertical distribution of boron implanted into silicon as a function of implant energy.
Fig. 6D is a graph which shows the range and vertical distribution of phosphorus implanted into silicon as a function of implant energy.
Fig. 7 shows a cross-sectional view of a vertical trench-gated MOSFET having a buried layer in accordance with the invention and a deep diffusion located in one of every N cells to prevent breakdown within the active MOSFET cells.
Fig. 8 shows a cross-sectional view of a vertical trench-gated MOSFET in which the trenches extend into a buried layer in accordance with the invention. Fig. 9 shows a cross-sectional view of a vertical trench-gated MOSFET having a buried layer in accordance with the invention and having a plug of the same conductivity type as the buried layer at the center of each cell. Fig. 10 shows a cross-sectional view of a vertical trench-gated MOSFET having a buried layer in accordance with the invention and a deep body diffusion at the center of each MOSFET cell.
Figs. 11A-11I illustrate the steps of a process for fabricating the MOSFET shown in Fig. 7.
Fig. 11J illustrates a modification of the process shown in Figs 11A-11I.
Fig. 12 shows a cross-sectional view of one possible termination area of the MOSFET shown in Fig. 7.
Fig. 13 shows a cross-sectional view of a vertical planar double-diffused MOSFET having a buried layer in accordance with the invention.
Figs. 14A-14C illustrate the steps of a process for fabricating the MOSFET shown in Fig. 13. Figs. 15A and 15B illustrate cross-sectional views of vertical trench-gated MOSFETs in accordance with the invention having closely spaced trenches and no body contacts. Figs. 16A and 16B illustrate cross-sectional views of vertical accumulation mode trench-gated MOSFETs in accordance with the invention, having no body regions.
Fig. 17A shows a cross-sectional view of a vertical trench-gated MOSFET in which the buried layer is implanted before the epi layer is grown and extends to a level above the bottoms of the trenches.
Fig. 17B shows a graph of the dopant concentration as a function of depth for the MOSFET shown in Fig. 17A.
DESCRIPTION OF THE INVENTION
The buried layer of this invention is preferably formed by implanting dopant through the top surface of an epitaxial (epi) layer. Figs. 5A-5H illustrate with graphs and cross-sectional views several possible locations of the buried layer. Figs 5A and 5B show the general case of a buried layer formed in any epi layer. Apart from the buried layer, the epi layer is assumed to be undoped. Fig. 5A shows the dopant concentration as a function of depth with R indicating the range of the implant and S indicating the straggle or deviation of the implant. These same perimeters are indicated in the cross-sectional view of Fig. 5B.
Figs. 5C-5G illustrate three possible variations which may occur when a buried layer is implanted into a doped epi layer which is formed over a substrate. In Figs. 5B and 5C, the peak concentration of the buried layer (the range of the implant) roughly coincides with the interface between the epi layer and the substrate. In Figs. 5E and 5F, the peak concentration of the buried layer lies below the interface between the epi layer and substrate, and as a result most of the buried layer overlaps the substrate. In Figs. 5G and 5H, the peak concentration of the buried layer lies above the interface between the epi layer and substrate, and as a result only a small portion of the buried layer overlaps the substrate. Note that in all three cases shown in Figs. 5C-5H, the distance D between the top edge of the buried layer and the surface of the epi layer is approximately the same even though the thickness of the epi layer varies considerably. Figs. 6A and 6B are graphs which show the projected range and straggle, respectively, of an ion implantation into silicon of boron (B) , phosphorus (P) , arsenic (As) , antimony (Sb) and argon (Ar) , as a function of implant energy. Figs. 6C and 6D are graphs which show the typical deep and shallow statistical perturbations of boron and phosphorus implants, respectively, using the data of Figs. 6A and 6B. Rp represents the range. At the deep end of the implant, the projected range is Rp + 3σ; at the shallow end of the implant the projected range is Rp - 3σ.
Fig. 7 illustrates cross-sectional view of a trench-gated MOSFET 700 which includes a buried layer 720 in accordance with the principles of this invention. MOSFET 700 includes a trenched gate 702 which extends into an N-epi layer 704. Each cell of MOSFET 700 includes an N+ source 706 which extends around the perimeter of the cell adjacent the surface of epi layer 704. Below the N+ source region 706 is a P body region 708 which includes a channel region adjacent the wall of the trench. Adjacent the top surface of N-epi layer 704 at the center of the cell is a P+ contact region 710. A metal layer 712 makes contact with N+ source region 706 and P+ contact region 710 and shorts these two regions together. Note that in MOSFET 700 the bottom of P body region 708 is essentially flat and does not extend below the bottom of the trench.
N-epi layer 704 is formed on the surface of an N+ substrate 714. Within N-epi layer 714, outside the active MOSFET cells, a deep P region 716 is formed. Deep P region 716 is similar to the deep P region disclosed in Application Serial No. 08/459,555, filed June 2 , 1995, which is incorporated herein by reference. One deep P region (similar to deep P region 716) is formed for every N MOSFET cells, and each deep P region prevents breakdown from occurring in the active MOSFET cells. In this sense, deep P region 716 "protects" the MOSFET cells. Deep P region 716 includes a P+ contact region 718. MOSFET 700 includes an N+ buried layer 720 in accordance with this invention. N+ buried layer 720 is formed primarily in the N-epi layer 704, but it also extends into the N+ substrate 714.
The breakdown voltage and on-resistance of MOSFET 700 are determined in part by the dopant concentration of N-epi layer 704 and the distance between the drain end of the channel and the top edge of N+ buried layer 720 (designated Xepj) . Xepi is in turn determined by the location of N+ buried layer 720 below the surface of the epi layer 704. N+ buried layer 720 is formed, as described below, by implanting N-type ions through the top surface of N-epi layer 704 at a selected energy and dosage. In this manner, the location of N+ buried layer 720 is determined, and thus the distance X^ is independent of the thickness of N-epi layer 704.
Breakdown in MOSFET 700 would most likely occur at the location where deep P region 716 touches N+ buried layer 720.
Fig. 8 illustrates a cross-sectional view of a MOSFET 800 which includes a trenched gate 802, an N+ source region 806, and a P body region 808, which are generally similar to the corresponding regions of MOSFET 700. N+ buried layer 820 occupies a considerably larger percentage of a thinner epi layer than N+ buried layer 720, however, so that the trenches extend into N+ buried layer 820. The breakdown voltage of MOSFET 800 is determined by the distance between P+ contact region 810 and N+ buried layer 820 at the center of each MOSFET cell. Thus breakdown occurs at the center of each cell, and damage to the gate oxide from impact ionization near the corners of the trenches is prevented. The dopant concentration of N+ buried layer 820 is set at a lower level than that of N+ substrate 814. Doing so avoids crystal damage to the epi layer and resulting damage to the quality of the gate oxide where the trench extends into N+ buried layer 820.
Fig. 9 illustrates a third embodiment which includes a MOSFET 900. MOSFET 900 is similar in basic structure to those previously described, but MOSFET 900 also includes an N-type dopant "plug" 922 which is formed in the center of each MOSFET cell. Dopant plug 922 extends to the N+ buried layer 920, which in turn extends into the N+ substrate 914. Accordingly, breakdown is forced to the center of each MOSFET cell, and is determined primarily by the vertical distance between P+ contact region 910 and N plug 922. The dopant concentration of N plug 922 would typically be in the range of 7 x 1013 cm"3 to 5 x 1015 cm'3. The resistance of the MOSFET is also lowered by this heavily doped plug.
Fig. 10 illustrates a cross-sectional view of a MOSFET 1000 in accordance with the invention. MOSFET 1000, which includes an N+ buried layer 1020, is generally similar in structure to the MOSFETs previously described, but it includes a deep P region
1024 at the center of each cell. Deep P region 1024 is similar to the deep P region taught in U.S. Patent No. 5,072,266 to Bulucea et al., and it helps insure that breakdown will occur at the center of each MOSFET cell, away from the edge of the trench where it could cause damage to the gate oxide.
Figs. 11A-11H illustrate a process sequence for forming the MOSFET 700 shown in Fig. 7. Fig. 11A shows N-epi layer 704 grown on the top surface of N+ substrate 714. N-epi layer 704 is typically in the range 1-6 μm thick and is doped to a concentration of 8 x 1015 to 9 x 1016 cm3. N+ substrate 714 is typically about 250-350 μm thick (after thinning) and has a resistivity of as low as 0.005 Ω-cm, and preferably as low as 0.003 Ω-cm or even 0.001 Ω-cm. At the time of fabrication N+ substrate 714 is frequently thicker, in the range of 450-550 μm. In Fig. 11B, a pre-implant oxide layer, typically several hundred angstroms thick, has been formed on the top surface of N-epi layer 704, and phosphorus ions are implanted into N-epi layer 704 to form N+ buried layer 720. Note that immediately after the implanting the buried layer 720 is located above the interface between N-epi layer 704 and N+ substrate 714.
To form an N-type buried layer, the phosphorus ions are implanted at an energy of about 800-900 KeV to obtain a range of about 1 μm. If a P-type buried layer were required (for a P-channel device) , boron could be implanted at an energy of 500-600 KeV to obtain a 1 μm range. In Fig. 11C, a mask 1100 has been formed on the surface of N-epi layer 704, typically using an organic photoresist, and dopant is implanted through an opening in mask 1100 to form deep P region 716. Mask 1100 is then removed. Implant doses should be in the range of 1 x 1014 cm"2 to 8 x 1015 cm"2 and at energies ranging from 20 keV to 250 keV. Trenches are then etched in the top surface of epi layer 704 (through an appropriate mask) , a gate oxide layer is grown on the walls of the trenches, and the trenches are filled with polysilicon gate material, as shown in Fig. 11D. The polysilicon gate may be doped with ions of the same conductivity type as the epi layer, either during deposition in situ, before patterning using predeposition from P0C13, or by ion implantation before or after patterning. An oxide layer 1102 is grown on the surface of epi layer 704 between the trenches.
As shown in Fig. HE, P body region 708 is formed by implantation through oxide layer 1102 and a subsequent drive-in. Ion implant doses are typically in the range of 1 x 1013 cm"2 to 1 x 1014 cm"2 at 30 keV to 150 keV. Diffusion temperatures range from 950 to 1150° C for 1 to 10 hours with typical junction depths of 1-2 μm and with diffusivity-time products JDt of 0.3 to 1.3 μm. Note that N+ buried layer 720 diffuses upward and downward during the drive-in step.
Alternatively, the body could be formed prior to the trench.
A mask 1104 is formed on the surface of N-epi layer 704, and N+ source regions 706 are formed by implantation and drive-in of arsenic or phosphorus ions (implant doses are typically in the range of 1 x 1015 cm"2 to 8 x 1015 cm"2 at 20 to 200 keV (but typically about 40 keV) ) . This step is illustrated in Fig. 11F. Next, P+ regions 710 and 718 are formed by implanting boron ions through the top surface of N-epi layer 704, as shown in Figs. 11G (implant doses are typically in the range of 7 x 1014 cm"2 to 5 x 1015 cm"2 at 20 to 80 keV) . This step may be performed with another mask or as a blanket implant so long as the P+ dopant does not counterdope the N+ regions and raise the sheet resistance or contact resistance of the N+ regions significantly. The subsequent drive-in step further expands N+ buried layer 720 until it touches the bottom of deep P region 716.
As shown in Fig. 11H, a low temperature oxide (LTO) layer 1106 and a borophosphosilicate glass (BPSG) layer 1108 are formed and patterned to cover the trenches. As shown in Fig. HI, metal contact layer 712 is then formed to contact the source and body regions of MOSFET 700. A subsequent passivation deposition and masked etch may then be performed, using PSG or silicon nitride as the passivant.
In the process sequence shown in Figs. 11A-11I, the N+ buried layer 720 is implanted after the N-epi layer is formed on the substrate. The buried layer could also be implanted at other stages of the process. For example, the buried layer could be implanted after P body region 708 is implanted and driven-in (Fig. HE) , in which case the buried layer would not experience the thermal effect of the body drive-in. The buried layer could also be implanted after the formation of the N+ source regions (Fig. 11F) or after the formation of the P+ regions (Fig. 11G) . As shown in Fig. 11J, the N+ buried layer may even be implanted after the contact mask has been formed, in which case the buried layer is not continuous but instead consists of an array of discrete portions located under the centers of the MOSFET cells. Buried layer 1110 shown in Fig. HJ could be thermally activated and annealed to repair implant damage during the step of flowing the BPSG layer.
Fig. 12 shows a cross-sectional view of the termination area of a MOSFET, showing a field oxide region 1200 which prevents the implanted N+ buried layer 720 from extending into the termination region. Field oxide region 1200 could be formed, for example, immediately before the implanting of N+ layer 720 as shown in Fig. 11B. Alternatively, another type of mask could be used to prevent the N+ buried layer from extending into the termination region. By keeping the buried layer from the termination region, voltage breakdown is forced into the active MOSFET cells, which are capable of carrying large currents. The breakdown voltage is higher in the perimeter termination region, where the device is unable to handle a current density that is as high as in the MOSFET cells. In other instances, e.g. at low voltage, the buried layer can continue across the entire device.
Fig. 13 is a cross-sectional view which illustrates the principles of this application applied to a planar double-diffused MOSFET (DMOS) . MOSFET 1300 is formed in an N-epi layer 1304, which is grown on the surface of an N+ substrate 1314. N+ source regions 1306 and P body regions 1308 are formed in N-epi layer 1304. A metal contact layer 1312 makes contact with N+ source regions 1306 and, via P+ contact regions 1310, with P body region 1308. Since MOSFET 1300 is a vertical device, the drain includes the N+ substrate 1314 and N-epi region 1304. A gate 1302 is formed over channel regions within P body region 1308 and is separated from the surface of epi layer 1304 by a gate oxide layer 1316.
As is well known, when MOSFET 1300 is turned on, an electron current flows from N+ source regions 1306, laterally through P body region 1308, and then downward through N-epi layer 1304 and N+ substrate 1314. In accordance with the invention, an N+ buried la -^r 1320 is formed within N-epi layer 1304 and extending into N+ substrate 1314. Since N+ buried layer 1320 is formed by implanting ions at a selected energy and dosage, the distance Xepj between the upper edge of N+ buried layer 1320 and the bottom of P body region 1308 is maintained relatively constant. In particular, Xepj is not affected by the thickness of N- epi layer 1304. As with the trench-gated MOSFET described above, this allows the breakdown voltage and on-resistance of the device to be set with greater precision and without concern that these parameters will be affected by the thickness of the epi layer.
Figs. 14A-14C illustrate several steps of a process sequence for fabricating MOSFET 1300. The doping concentrations, implant doses and energies, junction depths, and methods used to form the epi- layer, body diffusion, P+ body contact diffusion and N+ source diffusion of the planar DMOS are similar to the same steps used in the fabrication of the trench DMOS. Fig. 14A shows N-epi layer 1304 grown on N+ substrate 1314 and N+ buried layer 1320 being implanted through the top surface of N-epi layer 1304.
In Fig. 14B, gate 1302 and gate oxide layer 1316 has been formed by known means, and P body region 1308 is implanted through the exposed top surface of N-epi layer 1304, with the gate 1302 acting as a mask. P body region 1308 is then driven-in, and this step causes N+ buried layer 1320 to diffuse upward and downwar .
In Fig. 14C, N+ source regions 1306 and P+ contact regions 1310 have been implanted by known means, and metal layer 1312 has been formed to establish contact to the source and body of MOSFET 1300. N+ buried layer 1320 diffuses further as the N+ and P+ regions are driven-in, and as shown in Fig. 14C extends into N+ substrate 1314.
Figs. 15A and 15B show a buried layer of this invention with a MOSFET 1500 in which there is no contact for P body region 1508. The distance between the gate trenches is small (e.g., 1.5 μm) and the gate 1502 consists of N-type polysilicon. As a result, P body region 1508 is fully depleted when the MOSFET is turned off. N+ buried layer 1520 extends into N+ substrate 1514, but the top edge of N+ buried layer 1520 is separated from the bottoms of the trenches.
Fig. 15B shows a similar device, except that the N+ buried layer 1520A extends to a level above the bottoms of the trenches.
Figs. 16A and 16B shows cross-sectional views of an accumulation mode field effect transistor (ACCUFET) , which has no body region. The trenches are spaced close together and the gate is doped with N-type material. As a result, the N-epi region 1604 between the trenched-gates is fully depleted with the device is turned off. In the embodiment shown in Fig. 16A, the N+ buried layer 1620 is separated from the bottoms of the trenches; in the embodiment shown in Fig. 16B, the N+ buried layer 1620A extends to a level above the bottoms of the trenches. In both embodiments, the N+ buried layer extends into N+ substrate 1614.
MOSFET 1700 shown in Fig. 17A is somewhat similar to MOSFET 800 shown in Fig. 8, but the N+ buried layer 1720 is not implanted through the top surface of the epitaxial layer. Rather N+ buried layer 1720 is implanted into the top surface of N++ substrate 1714. The epitaxial layer is then grown on the N++ substrate 1714. During this and subsequent processing steps N+ buried layer 1720 diffuses upward into the epitaxial layer. Thus the distance between the top edge of N+ buried layer 1720 and the surface of the epitaxial layer varies with the thickness of the epitaxial layer. However, the dopant concentration in N+ buried layer 1720 is controlled to be lower than the dopant concentration in N++ substrate 1714. N+ buried layer 1720 therefore has fewer crystallographic problems than the N++ substrate 1714. While a similar process sequence can be used for the planar DMOS, the benefits are reduced since the gate oxide is not formed in the N+ substrate.
Fig. 17B shows a graph of the dopant concentration versus the depth below the surface of the epitaxial layer. The thickness of the epitaxial layer is shown as X and the distance between the surface of the epitaxial layer and the top edge of the buried layer is shown as "Net epi", which is variable. The structure exemplified by MOSFET 1700 allows one to dope the substrate very heavily while allowing the trenches to extend into the buried layer. Since the dopant concentration and consequently the extent of crystallographic defects in the buried layer are controlled, the integrity of the gate oxide can be maintained while providing a low resistance path from the drain end of the channel to the lower surface of the substrate. The trenches are preferably etched deep enough that they are certain to extend into the N+ buried layer, even taking into account variations in the thickness of the epitaxial layer.
N+ buried layer 1720 might have a resistivity that exceeds the resistivity of N++ substrate 1714 by a factor of ten. For example, the resistivity of N+ buried layer 1720 could be on the order of 0.01 Ω-cm as compared with 0.001 Ω-cm for N++ substrate 1714. To insure that N+ buried layer 1720 diffuses upward more rapidly than the substrate, a relatively slow-diffusing dopant (such as As or Sb) is used to dope the substrate, and a relatively fast-diffusing dopant (such as P) is used to form the N+ buried layer. For a P- channel device, the substrate could be doped with B and the buried layer could be formed with Al or In. The Al or In buried layer would diffuse upward faster than the B substrate. The embodiments described above are intended to be illustrative only and not limited the broad principles of this invention. Numerous alternative embodiments that are within the principles of this invention will be apparent to those skilled in the art. For example, while the embodiments described above generally refer to N-channel devices, the principles of this invention are also applicable to P-channel devices. The following claims are intended to cover all such embodiments.

Claims

CLAIMSI claim:
1. A vertical trench-gated power MOSFET comprising: a semiconductor substrate of a first conductivity type; an epitaxial layer formed on said substrate; a gate formed in a trench extending downward from a surface of said epitaxial layer; a source region of said first conductivity type formed in said epitaxial layer adjacent said surface thereof; a body region of a second conductivity type opposite to said first conductivity type formed in said epitaxial layer adjacent said source region and a wall of said trench; a drain which comprises said substrate and a portion of said epitaxial layer located adjacent said body region, said portion of said epitaxial layer being doped with ions of said first conductivity type to a first concentration level; and a buried layer formed within said epitaxial layer and extending into said substrate, a portion of said buried layer within said epitaxial layer being doped with ions of said first conductivity type to a second concentration level which is greater than said first concentration level.
2. The power MOSFET of Claim 1 wherein an upper edge of said buried layer is located at a level below a bottom of said trench.
3. The power MOSFET of Claim 2 further comprising a diffusion of said second conductivity type extending downward from said surface of said epitaxial layer outside of an active MOSFET cell of said power MOSFET.
4. The power MOSFET of Claim 2 further comprising a diffusion of said second conductivity type extending downward from said body region in a central region of an active MOSFET cell of said power MOSFET.
5. The power MOSFET of Claim 2 further comprising a plug region within said epitaxial layer adjoining an upper edge of said buried layer, said plug region being located beneath said body region in a central area of an active MOSFET cell of said power MOSFET and being doped with ions of said first conductivity type to a third concentration level which is greater than said first concentration level and which may be equal to said second concentration level.
6. The power MOSFET of Claim 1 wherein an upper edge of said buried layer is located at a level above a bottom of said trench.
7. The power MOSFET of Claim 1 wherein said buried layer does not extend into a edge termination area of said power MOSFET.
8. The power MOSFET of Claim 1 further comprising a body contact region adjacent said surface of said epitaxial layer.
9. The power MOSFET of Claim 8 further comprising a metal layer shorting said source region and said body contact region together.
10. The power MOSFET of Claim 1 wherein said body region does not extend to a surface of said epitaxial layer within an active MOSFET cell.
11. The power MOSFET of Claim 10 wherein said body region within said active MOSFET cell is substantially fully depleted of charge carriers when said gate is biased so as to turn said power MOSFET off.
12. The power MOSFET of Claim 11 wherein an upper edge of said buried layer is located at a level below a bottom of said trench.
13. The power MOSFET of Claim 11 wherein an upper edge of said buried layer is located at a level above a bottom of said trench.
14. A planar vertical power MOSFET comprising: a semiconductor substrate of a first conductivity type; an epitaxial layer formed on said substrate; a gate formed in a trench extending downward from a surface of said epitaxial layer; a source region of said first conductivity type formed in said epitaxial layer adjacent said surface thereof; a body region of a second conductivity type opposite to said first conductivity type formed in said epitaxial layer adjacent said surface thereof and adjacent said source region; a gate overlying a channel region of said body region and separated from said epitaxial layer by a dielectric layer; a drain which comprises said substrate and a portion of said epitaxial layer located adjacent said body region, said portion of said epitaxial layer being doped with ions of said first conductivity type to a first concentration level; and a buried layer formed within said epitaxial layer and extending into said substrate, a portion of said buried layer within said epitaxial layer being doped with ions of said first conductivity type to a second concentration level which is greater than said first concentration level.
15. The MOSFET of Claim 14 further comprising a diffusion of said second conductivity type extending downward from said surface of said epitaxial layer, said diffusion determining the breakdown voltage of said MOSFET.
16. The MOSFET of Claim 15 wherein said diffusion is located at a center of a MOSFET cell.
17. A process of fabricating a MOSFET comprising the steps of: forming an epitaxial layer on a surface of a semiconductor substrate, both of said substrate and said epitaxial layer being doped with ions of a first conductivity type, said substrate being doped to a greater concentration level than said epitaxial layer; implanting ions of said first conductivity type through a surface of said epitaxial layer so as to form a buried layer of said first conductivity type; forming a trench extending downward from said surface of said epitaxial layer; forming a dielectric layer on a wall of said trench; filling said trench with a conductive gate material, said gate material being electrically insulated from said epitaxial layer by said dielectric layer; forming a body region of a second conductivity type opposite to said first conductivity type in said epitaxial layer; forming a source region of said first conductivity type in said epitaxial layer; wherein at the completion of said process said buried layer extends across an interface between said substrate and said epitaxial layer.
18. The process of Claim 17 wherein said buried layer is formed before said trench is formed.
19. The process of Claim 17 wherein said buried layer is formed after said body region is formed but before said source region is formed.
20. The process of Claim 17 wherein said buried layer is formed after said source region is formed.
21. The process of Claim 17 comprising the further step of forming a body contact region is said epitaxial layer, said buried layer being formed after the formation of said body contact region.
22. The process of Claim 17 comprising the further step of forming an oxide layer over said trench, said buried layer being formed after the formation of said oxide layer.
23. A process of fabricating a MOSFET comprising the steps of: forming an epitaxial layer on a surface of a semiconductor substrate, both of said substrate and said epitaxial layer being doped with ions of a first conductivity type, said substrate being doped to a greater concentration level than said epitaxial layer; implanting ions of said first conductivity type through a surface of said epitaxial layer so as to form a buried layer of said first conductivity type; forming a dielectric layer on said surface of said epitaxial layer; forming a gate over said dielectric layer; forming a body region of a second conductivity type opposite to said first conductivity type in said epitaxial layer; forming a source region of said first conductivity type in said epitaxial layer; wherein at the completion of said process said buried layer extends across an interface between said substrate and said epitaxial layer.
24. The process of Claim 23 wherein said buried layer is formed before said gate is formed.
25. A process of fabricating a MOSFET comprising the steps of: providing a semiconductor substrate doped with ions of a first conductivity type; implanting ions of said first conductivity type into said substrate so as to form a layer of said first conductivity type within said substrate; forming an epitaxial layer on a surface of a semiconductor substrate, said epitaxial layer being doped with ions of said first conductivity type; allowing ions within said layer of said first conductivity type to diffuse across an interface between said substrate and said epitaxial layer; forming a trench extending downward from said surface of said epitaxial layer; forming a dielectric layer on a wall of said trench; filling said trench with a conductive gate material, said gate material being electrically insulated from said epitaxial layer by said dielectric layer; forming a body region of a second conductivity type opposite to said first conductivity type in said epitaxial layer; forming a source region of said first conductivity type in said epitaxial layer; wherein at the completion of said process said layer of ions of said first conductivity type extends across an interface between said substrate and said epitaxial layer and upward to a level above a bottom of said trench.
PCT/US1997/003484 1996-03-15 1997-03-14 Vertical power mosfet having reduced sensitivity to variations in thickness of epitaxial layer Ceased WO1997034324A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP9532685A JP2000506677A (en) 1996-03-15 1997-03-14 Vertical MOSFETs that are not easily affected by fluctuations in the epitaxial layer
EP97908898A EP0956596A1 (en) 1996-03-15 1997-03-14 Vertical power mosfet having reduced sensitivity to variations in thickness of epitaxial layer

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/616,393 US5814858A (en) 1996-03-15 1996-03-15 Vertical power MOSFET having reduced sensitivity to variations in thickness of epitaxial layer
US616,393 1996-03-15

Publications (1)

Publication Number Publication Date
WO1997034324A1 true WO1997034324A1 (en) 1997-09-18

Family

ID=24469253

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1997/003484 Ceased WO1997034324A1 (en) 1996-03-15 1997-03-14 Vertical power mosfet having reduced sensitivity to variations in thickness of epitaxial layer

Country Status (4)

Country Link
US (1) US5814858A (en)
EP (1) EP0956596A1 (en)
JP (1) JP2000506677A (en)
WO (1) WO1997034324A1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001210822A (en) * 1999-12-30 2001-08-03 Siliconix Inc Barrier storage mode field effect transistor
US6359308B1 (en) 1999-07-22 2002-03-19 U.S. Philips Corporation Cellular trench-gate field-effect transistors
EP1576651A4 (en) * 2002-09-29 2009-09-16 Advanced Analogic Tech Inc TECHNIQUE FOR MANUFACTURING MODULAR BIPOLAR AND POWER TRANSISTOR CMOS-DMOS ANALOG INTEGRATED CIRCUITS
JP2011035410A (en) * 1997-10-31 2011-02-17 Siliconix Inc Trench-gate power mosfet equipped with protecting diode
EP3061135A4 (en) * 2013-10-21 2017-07-05 Vishay-Siliconix Semiconductor structure with high energy dopant implantation technology

Families Citing this family (105)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5998837A (en) * 1995-06-02 1999-12-07 Siliconix Incorporated Trench-gated power MOSFET with protective diode having adjustable breakdown voltage
EP0746030B1 (en) * 1995-06-02 2001-11-21 SILICONIX Incorporated Trench-gated power MOSFET with protective diodes in a periodically repeating pattern
US6140678A (en) * 1995-06-02 2000-10-31 Siliconix Incorporated Trench-gated power MOSFET with protective diode
US6049108A (en) * 1995-06-02 2000-04-11 Siliconix Incorporated Trench-gated MOSFET with bidirectional voltage clamping
US6372530B1 (en) 1995-11-06 2002-04-16 Micron Technology, Inc. Method of manufacturing a cold-cathode emitter transistor device
DE19705276A1 (en) * 1996-12-06 1998-08-20 Semikron Elektronik Gmbh IGBT with trench gate structure
US6031265A (en) * 1997-10-16 2000-02-29 Magepower Semiconductor Corp. Enhancing DMOS device ruggedness by reducing transistor parasitic resistance and by inducing breakdown near gate runners and termination area
US6429481B1 (en) 1997-11-14 2002-08-06 Fairchild Semiconductor Corporation Field effect transistor and method of its manufacture
US6054374A (en) * 1997-11-26 2000-04-25 Advanced Micro Devices Method of scaling dielectric thickness in a semiconductor process with ion implantation
US6096606A (en) * 1998-05-04 2000-08-01 Motorola, Inc. Method of making a semiconductor device
US6614074B2 (en) * 1998-06-05 2003-09-02 International Business Machines Corporation Grooved planar DRAM transfer device using buried pocket
JP3518427B2 (en) * 1999-07-01 2004-04-12 トヨタ自動車株式会社 Semiconductor device
JP2001036071A (en) * 1999-07-16 2001-02-09 Toshiba Corp Method for manufacturing semiconductor device
JP2001085685A (en) 1999-09-13 2001-03-30 Shindengen Electric Mfg Co Ltd Transistor
US6245609B1 (en) * 1999-09-27 2001-06-12 Taiwan Semiconductor Manufacturing Company High voltage transistor using P+ buried layer
US6784059B1 (en) * 1999-10-29 2004-08-31 Sanyo Electric Co., Ltd. Semiconductor device and method of manufacturing thereof
US7595547B1 (en) * 2005-06-13 2009-09-29 Vishay-Siliconix Semiconductor die package including cup-shaped leadframe
US6461918B1 (en) 1999-12-20 2002-10-08 Fairchild Semiconductor Corporation Power MOS device with improved gate charge performance
US6472678B1 (en) 2000-06-16 2002-10-29 General Semiconductor, Inc. Trench MOSFET with double-diffused body profile
US7745289B2 (en) 2000-08-16 2010-06-29 Fairchild Semiconductor Corporation Method of forming a FET having ultra-low on-resistance and low gate charge
US6677641B2 (en) 2001-10-17 2004-01-13 Fairchild Semiconductor Corporation Semiconductor structure with improved smaller forward voltage loss and higher blocking capability
US7345342B2 (en) 2001-01-30 2008-03-18 Fairchild Semiconductor Corporation Power semiconductor devices and methods of manufacture
US7132712B2 (en) 2002-11-05 2006-11-07 Fairchild Semiconductor Corporation Trench structure having one or more diodes embedded therein adjacent a PN junction
US6713351B2 (en) * 2001-03-28 2004-03-30 General Semiconductor, Inc. Double diffused field effect transistor having reduced on-resistance
WO2003021684A1 (en) * 2001-09-04 2003-03-13 Koninklijke Philips Electronics N.V. Method for producing a semiconductor device having an edge structure
US7061066B2 (en) 2001-10-17 2006-06-13 Fairchild Semiconductor Corporation Schottky diode using charge balance structure
JP4097417B2 (en) 2001-10-26 2008-06-11 株式会社ルネサステクノロジ Semiconductor device
GB0125710D0 (en) * 2001-10-26 2001-12-19 Koninkl Philips Electronics Nv Transistor device
US7078296B2 (en) 2002-01-16 2006-07-18 Fairchild Semiconductor Corporation Self-aligned trench MOSFETs and methods for making the same
US20030151092A1 (en) * 2002-02-11 2003-08-14 Feng-Tso Chien Power mosfet device with reduced snap-back and being capable of increasing avalanche-breakdown current endurance, and method of manafacturing the same
KR100859701B1 (en) 2002-02-23 2008-09-23 페어차일드코리아반도체 주식회사 High voltage horizontal MOS transistor and method for manufacturing same
US6717219B1 (en) * 2002-04-12 2004-04-06 National Semiconductor Corporation High holding voltage ESD protection structure for BiCMOS technology
US6943426B2 (en) * 2002-08-14 2005-09-13 Advanced Analogic Technologies, Inc. Complementary analog bipolar transistors with trench-constrained isolation diffusion
US8080459B2 (en) * 2002-09-24 2011-12-20 Vishay-Siliconix Self aligned contact in a semiconductor device and method of fabricating the same
US7557395B2 (en) * 2002-09-30 2009-07-07 International Rectifier Corporation Trench MOSFET technology for DC-DC converter applications
US7576388B1 (en) 2002-10-03 2009-08-18 Fairchild Semiconductor Corporation Trench-gate LDMOS structures
JP4483179B2 (en) * 2003-03-03 2010-06-16 株式会社デンソー Manufacturing method of semiconductor device
TWI223448B (en) * 2003-04-29 2004-11-01 Mosel Vitelic Inc DMOS device having a trenched bus structure
US7638841B2 (en) 2003-05-20 2009-12-29 Fairchild Semiconductor Corporation Power semiconductor devices and methods of manufacture
KR100994719B1 (en) 2003-11-28 2010-11-16 페어차일드코리아반도체 주식회사 Super Junction Semiconductor Device
TWI222685B (en) * 2003-12-18 2004-10-21 Episil Technologies Inc Metal oxide semiconductor device and fabricating method thereof
DE10361135B4 (en) * 2003-12-23 2006-07-27 Infineon Technologies Ag Trench transistor and method of making a high energy implanted drain trench transistor
US7368777B2 (en) 2003-12-30 2008-05-06 Fairchild Semiconductor Corporation Accumulation device with charge balance structure and method of forming the same
US7132715B2 (en) * 2004-05-21 2006-11-07 Fairchild Semiconductor Corporation Semiconductor device having a spacer layer doped with slower diffusing atoms than substrate
US20090050958A1 (en) * 2004-05-21 2009-02-26 Qi Wang Semiconductor device having a spacer layer doped with slower diffusing atoms than substrate
US7352036B2 (en) 2004-08-03 2008-04-01 Fairchild Semiconductor Corporation Semiconductor power device having a top-side drain using a sinker trench
KR100582374B1 (en) * 2004-09-08 2006-05-22 매그나칩 반도체 유한회사 High voltage transistor and method of manufacturing the same
US7265415B2 (en) 2004-10-08 2007-09-04 Fairchild Semiconductor Corporation MOS-gated transistor with reduced miller capacitance
DE102005009000B4 (en) * 2005-02-28 2009-04-02 Infineon Technologies Austria Ag Trench structural type vertical semiconductor device and manufacturing method
US9685524B2 (en) 2005-03-11 2017-06-20 Vishay-Siliconix Narrow semiconductor trench structure
AT504998A2 (en) 2005-04-06 2008-09-15 Fairchild Semiconductor TRENCHED-GATE FIELD EFFECT TRANSISTORS AND METHOD FOR MAKING THE SAME
DE112006001516T5 (en) 2005-06-10 2008-04-17 Fairchild Semiconductor Corp. Field effect transistor with charge balance
US7385248B2 (en) 2005-08-09 2008-06-10 Fairchild Semiconductor Corporation Shielded gate field effect transistor with improved inter-poly dielectric
TWI489557B (en) 2005-12-22 2015-06-21 維雪 希里康尼克斯公司 High-mobility P-channel trench and planar vacant mode power metal oxide semiconductor field effect transistor
US7449354B2 (en) 2006-01-05 2008-11-11 Fairchild Semiconductor Corporation Trench-gated FET for power device with active gate trenches and gate runner trench utilizing one-mask etch
US20070157516A1 (en) * 2006-01-09 2007-07-12 Fischer Bernhard A Staged modular hydrocarbon reformer with internal temperature management
JP5017865B2 (en) * 2006-01-17 2012-09-05 富士電機株式会社 Semiconductor device
US8409954B2 (en) * 2006-03-21 2013-04-02 Vishay-Silconix Ultra-low drain-source resistance power MOSFET
US7319256B1 (en) 2006-06-19 2008-01-15 Fairchild Semiconductor Corporation Shielded gate trench FET with the shield and gate electrodes being connected together
US9437729B2 (en) * 2007-01-08 2016-09-06 Vishay-Siliconix High-density power MOSFET with planarized metalization
US9947770B2 (en) 2007-04-03 2018-04-17 Vishay-Siliconix Self-aligned trench MOSFET and method of manufacture
KR100861213B1 (en) 2007-04-17 2008-09-30 동부일렉트로닉스 주식회사 Semiconductor device and manufacturing method
CN101868856B (en) 2007-09-21 2014-03-12 飞兆半导体公司 Super junction structure and manufacturing method for power device
US9484451B2 (en) 2007-10-05 2016-11-01 Vishay-Siliconix MOSFET active area and edge termination area charge balance
US7772668B2 (en) 2007-12-26 2010-08-10 Fairchild Semiconductor Corporation Shielded gate trench FET with multiple channels
US20120273916A1 (en) 2011-04-27 2012-11-01 Yedinak Joseph A Superjunction Structures for Power Devices and Methods of Manufacture
US8304829B2 (en) 2008-12-08 2012-11-06 Fairchild Semiconductor Corporation Trench-based power semiconductor devices with increased breakdown voltage characteristics
US8174067B2 (en) 2008-12-08 2012-05-08 Fairchild Semiconductor Corporation Trench-based power semiconductor devices with increased breakdown voltage characteristics
US7781835B2 (en) * 2009-01-12 2010-08-24 Fairchild Semiconductor Corporation Lateral drain MOSFET with improved clamping voltage control
US8227855B2 (en) 2009-02-09 2012-07-24 Fairchild Semiconductor Corporation Semiconductor devices with stable and controlled avalanche characteristics and methods of fabricating the same
US8148749B2 (en) 2009-02-19 2012-04-03 Fairchild Semiconductor Corporation Trench-shielded semiconductor device
US8049276B2 (en) 2009-06-12 2011-11-01 Fairchild Semiconductor Corporation Reduced process sensitivity of electrode-semiconductor rectifiers
US9443974B2 (en) * 2009-08-27 2016-09-13 Vishay-Siliconix Super junction trench power MOSFET device fabrication
US9425306B2 (en) 2009-08-27 2016-08-23 Vishay-Siliconix Super junction trench power MOSFET devices
US9431530B2 (en) * 2009-10-20 2016-08-30 Vishay-Siliconix Super-high density trench MOSFET
US8432000B2 (en) 2010-06-18 2013-04-30 Fairchild Semiconductor Corporation Trench MOS barrier schottky rectifier with a planar surface using CMP techniques
JP5738653B2 (en) * 2011-03-31 2015-06-24 セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー Insulated gate semiconductor device
US8673700B2 (en) 2011-04-27 2014-03-18 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8836028B2 (en) 2011-04-27 2014-09-16 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8786010B2 (en) 2011-04-27 2014-07-22 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8772868B2 (en) 2011-04-27 2014-07-08 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US9412883B2 (en) 2011-11-22 2016-08-09 Taiwan Semiconductor Manufacturing Company, Ltd. Methods and apparatus for MOS capacitors in replacement gate process
US9842911B2 (en) 2012-05-30 2017-12-12 Vishay-Siliconix Adaptive charge balanced edge termination
US9130060B2 (en) 2012-07-11 2015-09-08 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit having a vertical power MOS transistor
US8669611B2 (en) 2012-07-11 2014-03-11 Taiwan Semiconductor Manufacturing Company, Ltd. Apparatus and method for power MOS transistor
US9412881B2 (en) 2012-07-31 2016-08-09 Silanna Asia Pte Ltd Power device integration on a common substrate
US10290702B2 (en) 2012-07-31 2019-05-14 Silanna Asia Pte Ltd Power device on bulk substrate
US9722041B2 (en) 2012-09-19 2017-08-01 Vishay-Siliconix Breakdown voltage blocking device
JP6177812B2 (en) 2013-02-05 2017-08-09 三菱電機株式会社 Insulated gate type silicon carbide semiconductor device and method of manufacturing the same
KR102059131B1 (en) * 2013-04-05 2019-12-24 삼성전자주식회사 Graphene device, and method of fabricating the same
US9006063B2 (en) * 2013-06-28 2015-04-14 Stmicroelectronics S.R.L. Trench MOSFET
US9887259B2 (en) 2014-06-23 2018-02-06 Vishay-Siliconix Modulated super junction power MOSFET devices
US9847233B2 (en) 2014-07-29 2017-12-19 Taiwan Semiconductor Manufacturing Company Limited Semiconductor device and formation thereof
KR102098996B1 (en) 2014-08-19 2020-04-08 비쉐이-실리코닉스 Super-junction metal oxide semiconductor field effect transistor
EP3183753B1 (en) 2014-08-19 2025-03-19 Vishay-Siliconix Mosfet semiconductor device
US9397213B2 (en) 2014-08-29 2016-07-19 Freescale Semiconductor, Inc. Trench gate FET with self-aligned source contact
US9553184B2 (en) * 2014-08-29 2017-01-24 Nxp Usa, Inc. Edge termination for trench gate FET
US9680003B2 (en) 2015-03-27 2017-06-13 Nxp Usa, Inc. Trench MOSFET shield poly contact
US10326019B2 (en) 2016-09-26 2019-06-18 International Business Machines Corporation Fully-depleted CMOS transistors with U-shaped channel
US10431465B2 (en) * 2017-09-18 2019-10-01 Vanguard International Semiconductor Corporation Semiconductor structures and methods of forming the same
JP7405517B2 (en) * 2019-03-29 2023-12-26 ローム株式会社 semiconductor equipment
DE102019207758A1 (en) * 2019-05-27 2020-12-03 Robert Bosch Gmbh Transistor cell with an implanted expansion area
CN112051450B (en) * 2020-08-31 2023-09-12 华虹半导体(无锡)有限公司 Method to obtain on-resistance at wafer edge
CN112993013A (en) * 2021-05-18 2021-06-18 江苏应能微电子有限公司 Silicon carbide gate groove type power semiconductor device and manufacturing method thereof
TWI836689B (en) * 2022-11-01 2024-03-21 世界先進積體電路股份有限公司 Semiconductor device and methods for forming the same

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5045900A (en) * 1987-10-27 1991-09-03 Nec Corporation Semiconductor device having a vertical power MOSFET fabricated in an isolated form on a semiconductor substrate

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4803532A (en) * 1982-11-27 1989-02-07 Nissan Motor Co., Ltd. Vertical MOSFET having a proof structure against puncture due to breakdown
JPS6390169A (en) * 1986-10-03 1988-04-21 Hitachi Ltd Insulated gate field effect transistor
JPS63177566A (en) * 1987-01-19 1988-07-21 Nec Corp Field-effect transistor
JPH01123469A (en) * 1987-11-06 1989-05-16 Nec Corp Schottky barrier semiconductor device
JP2644515B2 (en) * 1988-01-27 1997-08-25 株式会社日立製作所 Semiconductor device
JPH025482A (en) * 1988-06-24 1990-01-10 Hitachi Ltd Vertical mosfet
JPH03175679A (en) * 1989-12-04 1991-07-30 Nec Corp Vertical MOS field effect transistor and its manufacturing method
JP2987875B2 (en) * 1990-04-28 1999-12-06 日本電気株式会社 Method of manufacturing vertical MOS field effect transistor
US5282018A (en) * 1991-01-09 1994-01-25 Kabushiki Kaisha Toshiba Power semiconductor device having gate structure in trench
US5910669A (en) * 1992-07-24 1999-06-08 Siliconix Incorporated Field effect Trench transistor having lightly doped epitaxial region on the surface portion thereof
JPH07176731A (en) * 1993-12-16 1995-07-14 Toshiba Corp Vertical insulated gate field effect transistor

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5045900A (en) * 1987-10-27 1991-09-03 Nec Corporation Semiconductor device having a vertical power MOSFET fabricated in an isolated form on a semiconductor substrate

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011035410A (en) * 1997-10-31 2011-02-17 Siliconix Inc Trench-gate power mosfet equipped with protecting diode
US6359308B1 (en) 1999-07-22 2002-03-19 U.S. Philips Corporation Cellular trench-gate field-effect transistors
JP2001210822A (en) * 1999-12-30 2001-08-03 Siliconix Inc Barrier storage mode field effect transistor
EP1576651A4 (en) * 2002-09-29 2009-09-16 Advanced Analogic Tech Inc TECHNIQUE FOR MANUFACTURING MODULAR BIPOLAR AND POWER TRANSISTOR CMOS-DMOS ANALOG INTEGRATED CIRCUITS
EP3061135A4 (en) * 2013-10-21 2017-07-05 Vishay-Siliconix Semiconductor structure with high energy dopant implantation technology

Also Published As

Publication number Publication date
US5814858A (en) 1998-09-29
JP2000506677A (en) 2000-05-30
EP0956596A1 (en) 1999-11-17
EP0956596A4 (en) 1999-12-08

Similar Documents

Publication Publication Date Title
US5814858A (en) Vertical power MOSFET having reduced sensitivity to variations in thickness of epitaxial layer
US6764906B2 (en) Method for making trench mosfet having implanted drain-drift region
US6569738B2 (en) Process for manufacturing trench gated MOSFET having drain/drift region
US6534366B2 (en) Method of fabricating trench-gated power MOSFET
EP1014450B1 (en) Trench MOSFET having improved breakdown and on-resistance characteristics and process for manufacturing the same
US6710400B2 (en) Method for fabricating a high voltage power MOSFET having a voltage sustaining region that includes doped columns formed by rapid diffusion
EP1292990B1 (en) Trench mosfet with double-diffused body profile
KR100967883B1 (en) Trench DMOS devices with improved drain contacts
US7015125B2 (en) Trench MOSFET device with polycrystalline silicon source contact structure
EP0580452A1 (en) Field effect trench transistor having lightly doped epitaxial region on the surface portion thereof
US6072216A (en) Vertical DMOS field effect transistor with conformal buried layer for reduced on-resistance
US10790353B2 (en) Semiconductor device with superjunction and oxygen inserted Si-layers
WO2003046997A1 (en) Trench mosfet device with improved on-resistance
EP0958611A1 (en) High density trenched dmos transistor
KR100880872B1 (en) Methods of forming double diffusion field effect transistors with reduced conduction-resistance and such double diffusion field effect transistors
US20060038223A1 (en) Trench MOSFET having drain-drift region comprising stack of implanted regions
EP1476895A2 (en) High voltage power mosfet having low on-resistance

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): JP

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 1997908898

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1997908898

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 1997908898

Country of ref document: EP