WO1998020637A1 - System and method for atm cbr timing recovery - Google Patents
System and method for atm cbr timing recovery Download PDFInfo
- Publication number
- WO1998020637A1 WO1998020637A1 PCT/IB1997/001408 IB9701408W WO9820637A1 WO 1998020637 A1 WO1998020637 A1 WO 1998020637A1 IB 9701408 W IB9701408 W IB 9701408W WO 9820637 A1 WO9820637 A1 WO 9820637A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- cells
- internal receiver
- timing
- internal
- cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
- H04J3/0632—Synchronisation of packets and cells, e.g. transmission of voice via a packet network, circuit emulation service [CES]
Definitions
- the present invention relates in general to the field of packet switching networks, and in particular to the field of recovering timing across a packet switching network, such as an Asynchronous Transfer Mode (ATM) network, that transmits fixed length packets or cells
- ATM Asynchronous Transfer Mode
- CBR constant bit rate
- SRTS synchronous residue time stamp
- This invention meets those needs by determining the time required to receive a predetermined number of cells That time can be converted into an average cell interarrival time that can in turn be used to control the receiver's internal timing system
- a method consistent with this invention of recovering the timing of a CBR packet stream includes the steps of detecting, at a receiver, the receipt of a predetermined number of cells (or packets), measuring the internal receiver time elapsed during the receipt of the predetermined number of cells (or packets), the internal receiver time being derived from a timing source in the receiver, and adjusting the timing source according to the measured internal receiver time
- a system consistent with this invention to recover the timing of a CBR packet stream includes means for detecting the receipt of a predetermined number of cells, an internal receiver clock recording internal receiver time, means for measuring the internal receiver time elapsed during the receipt of the predetermined number of cells, and means for adjusting the internal receiver clock according to the measured internal receiver time
- Figure 1 is a representation of an ATM cell
- FIG. 2 is a functional block diagram of a technique of recovering timing from a CBR cell stream consistent with this invention
- FIG. 3 is a block diagram of a receiver system that uses this invention
- FIG. 4 is a diagram of the timing section in the receiver system of Figure 3,
- FIG. 5 is a flowchart of the steps performed by the control circuit in the timing section of Figure 4,
- Figure 6 is a frequency vs time a graph from a simulation of timing recovery method consistent with this invention.
- Figure 7 is a frequency vs time a graph from another simulation of timing recovery method consistent with this invention
- FIG. 1 shows a diagram of an ATM cell 100 with an five-byte of header and a forty-eight-byte "payload "
- ATM switches create virtual channels (VCs) to route each cell to its destination, and the header for each cell in the same VC includes a VCI/VPI field identifying the VC
- the VPI/VCI field thus allows the preferred implementation of this invention to look only at cells from only one data stream (VC) when controlling a clock for the ATM receiver
- Figure 2 is a functional block diagram demonstrating a technique according to the present invention for recovering timing from a CBR stream Essentially, the invention involves correcting the receiver's clock according to an average cell interarrival time That time may be derived from the time required to receive a predetermined number of cells
- numerically controlled oscillator (NCO) 210 preferably a high- frequency oscillator, drives a counter 220 to measure the interarrival time between n successive cells from a CBR message
- NCO numerically controlled oscillator
- the nominal frequency of NCO 210,/ NCO is
- adder 230 subtracts the contents of counter 220 from m to accomplish one level of scaling Processing circuitry 240 then determines an average cell interarrival time and performs any necessary filtering, scaling and other processing to create the proper signal to correct the value of NCO 210
- transmitter 310 sends CBR cells to receiver 320
- Receiver 320 includes a timing section 330 to generate an internal timing signal t r , a receiving section 340 to extract the contents of the cells and buffer them, and a processing section 350 to perform necessary processing, such as error correction, on the cells
- FIG. 4 is a more detailed block diagram of portions of extraction section 340 and timing section 330
- PHY and ATM layer circuitry 405 extracts from the input ATM stream an SOC (start of cell) signal and the data bytes from the cells PHY and ATM layer circuitry 405 sends the SOC signal to control circuitry 310 and sends the data bytes to the rest of receiver 320 on a bus operating under the UTOPIA standard
- VPI/VCI extraction register 415 examines header information from the data bytes In response to control circuitry 410, register 415 extracts the VPI/VCI values for the current ATM cell
- Comparator 420 compares those extracted values to VPI/VCI values microprocessor 430 stored in VPI/VCI matching register 425
- microprocessor 430 stores in register 425 a predetermined VPI/VCI value for a virtual channel carrying a CBR stream Focusing on cells from only one VC and examining the header filters out, among other things, OA&M (operation, administration, and maintenance) cells that should not be used to correct timing
- comparator 420 determines that the VPI/VCI values from these two registers match, it sends a count signal to cell counter 435 and through that counter to control circuitry 410 Cell counter 435 keeps track of the number of cells received When cell counter 435 reaches a preset value, represented in Figure 4 as N, counter 435 sends a completion signal to control circuit 410
- VCO 440 generates the receiver system clock according to a voltage generated by digital-to-analog converter (DAC) 445
- DAC digital-to-analog converter
- a divider circuit 450 divides the system clock by a constant, shown as p, to reduce VCO 440's frequency to a nominal (m n)* source Interarrival Time Counter 455 counts the output of divider circuit 450 to measure interarrival times
- control circuit 410 When control circuit 410 receives the completion signal from counter 435, it signals counter 455 to transfer to buffer 460 its count of the number of VCO 440 clock pulses (divided by p) between N cell arrivals on the VC indicated by the value in VPI/VCI matching register 425 Control circuit 410 then resets counters 435 and 455 and sends an interrupt to microprocessor 430
- microprocessor 430 reads buffer register 460 and implements loop filtering and any nonlinear processing necessary to ensure a smooth operation by eliminating sudden or singular changes
- the result of the processing is a new value that microprocessor 430 sends to DAC 445 to set VCO 440's frequency
- control circuit 410 can also direct VPI/VCI extraction circuit 415 to extract from a cell's header the sequence number in the ATM adaptation layer if used Then, either control circuit 410 or microprocessor 430 can determine whether each cell is received in the proper sequence If cells are lost, they would not be in the proper sequence and the results of the processing on that cell should not be used to adjust the VCO
- Control circuit 410 which can be a programmable processor, dedicated circuitry, a state machine, or any other equivalent structure, performs several functions represented by the flowchart 500 in Figure 5 Upon receiving a reset signal from the microprocessor 430, control circuit 410 resets cell counter 435 and Interarrival Time Counter 455 (step 510) Then, on receipt of the SOC signal from the PHY and ATM level circuitry 405, control circuit 410 latches the VPI/VCI fields from the ATM cell header into VPI/VCI extraction register 415 (step 520) When the VPI/VCI values in registers 415 and 425 first match, control circuitry 410 enables Interarrival Time Counter 455, but cell counter 435 does not begin to count Cell counter 435 increments with each additional VPI/VCI match until counter 435 reaches N This operation ensures that cell counter 435 reaches N after receiving N interarrival times
- control circuit 410 latches the value of Interarrival Time Counter 455 into buffer 460 (step 530), asynchronously resets Interarrival Time Counter 455 and cell counter 435, and interrupts microprocessor 430 to let it know a value is available in buffer 460 (step 540)
- Figures 6 and 7 show graphs of frequency vs time for simulations of a timing recovery method according to this invention
- the loop parameters for the simulation represented by Figure 6 were set for very fast frequency capture in a noiseless (i e , no cell delay variation or CDV) environment, and shows the loop rapidly pulling in the frequency from a -1000Hz frequency offset
- the simulation represented by Figure 7 shows the loop with somewhat relaxed parameters, pulling in from a -1000Hz frequency offset in the presence of noise (i e , CDV)
- This invention has several advantages over conventional methods that rely on buffer level fill For example, buffer underflows or overflows do not affect the clock recovery mechanism Also, unlike the buffer fill level, cell interarrival time is directly related to the transmission frequency For low CDV, this invention's inherent higher accuracy permits faster timing acquisition
- cell loss can drive a FIFO fill-level-based method off track due to a constantly lower cell fill level
- the present invention can easily compensate for the effects of lost cells
- FIFO fill- level-based circuits must buffer a number of cells to operate accurately, but the time required for such causes extra delays
- the present invention does not suffer that disadvantage
- the transmission system does not need to be an ATM system, and the digital circuitry in Figure 3 can be implemented in ASICs, PALs, or programmable logic devices
- signals other than the VPI/VCI values can be used
- This description is intended for proposed illustration and description, and does not contain an exhaustive description of embodiments or limit the invention to the precise form disclosed
- One of ordinary skill may modify and vary the invention in light of the above teachings
- the scope of the invention is defined by the appended claims and their equivalents
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Computer Hardware Design (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
A system in a receiver of ATM cells determines an average cell interarrival time by determining the amount of time required for a predetermined number of cells to arrive. The system then uses the average cell interarrival time to adjust the internal timing of the receiver.
Description
SYSTEM AND METHOD FOR ATM CBR TIMING RECOVERY
Background Art
The present invention relates in general to the field of packet switching networks, and in particular to the field of recovering timing across a packet switching network, such as an Asynchronous Transfer Mode (ATM) network, that transmits fixed length packets or cells
Certain services to be carried on packet switching network require synchronization between the transmitting source and receiver at a layer in the OSI model above the physical layer, typically the transport or application layers Examples of these services include voice and video Some of the services use constant bit rate (CBR) streams carried over a packet switched network These CBR streams are sequences of packets that contain data generated by a source at a constant bit rate
The need to recover timing for CBR streams exists to prevent data buffer underflow or overflow in the receiver and thus a loss of data This synchronization is at a higher layer than the segment-by-segment physical layer timing recovery required of any link in either a packet or circuit switched network
One technique for recover timing uses a synchronous residue time stamp (SRTS) which United States Patent Nos 5,260,978 and 4,961,188 describe The SRTS technique, however, cannot be used unless there is end-to-end physical layer timing synchronization between the source and destination Many ATM LAN switches do not permit this type of timing distribution, in addition some types of links such as DS-3 carrying ATM also preclude it
Other techniques seek to derive timing from the packet or ATM layer itself based upon the CBR nature of the packet or cell stream United States Patent Nos 5,396,492 and 5,287,182 use the fill level of a First In/First Out (FIFO) buffer at the receiver to indicate whether the recovered clock at the receiving end is too fast or too slow If the FIFO buffer fill level increases, the receiver clock is too slow, if the FIFO buffer fill level decreases, the receiver clock is too fast
Unfortunately, these techniques suffer major drawbacks For example, lost cells cause the FIFO fill level to indicate a fast clock even if the clock is synchronized Also the fill level technique requires several cells to be buffered in order to operate properly, and the time needed to receive all these cells can be large enough to affect the critical delay requirement for some applications, such as PBX like voice networks Third, buffer overflow or underflow will also adversely affect the operation of such a system, such as results in under or over reporting of clock rate correction
There is, therefore, a need for a system that recovers timing from CBR cell transmissions without adversely affecting receiver operation or using SRTS techniques Such a system should, in addition, not be affected by buffer overflows or underflows in a receiver circuit
Disclosure of the Invention
This invention meets those needs by determining the time required to receive a predetermined number of cells That time can be converted into an average cell interarrival time that can in turn be used to control the receiver's internal timing system
In particular, a method consistent with this invention of recovering the timing of a CBR packet stream, such as an Asynchronous Transfer Mode (ATM) CBR virtual channel (VC), includes the steps of detecting, at a receiver, the receipt of a predetermined number of cells (or packets), measuring the internal receiver time elapsed during the receipt of the predetermined number of cells (or packets), the internal receiver time being derived from a timing source in the receiver, and adjusting the timing source according to the measured internal receiver time
A system consistent with this invention to recover the timing of a CBR packet stream, such as an Asynchronous Transfer mode (ATM) CBR virtual channel (VC), includes means for detecting the receipt of a predetermined number of cells, an internal receiver clock recording internal receiver time, means for measuring the internal receiver time elapsed during the receipt of the predetermined number of cells, and means for adjusting the internal receiver clock according to the measured internal receiver time
Brief Description of the Drawings
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and, together with the
description, explain the objects, advantages, and principles of the invention In the drawings
Figure 1 is a representation of an ATM cell,
Figure 2 is a functional block diagram of a technique of recovering timing from a CBR cell stream consistent with this invention,
Figure 3 is a block diagram of a receiver system that uses this invention,
Figure 4 is a diagram of the timing section in the receiver system of Figure 3,
Figure 5 is a flowchart of the steps performed by the control circuit in the timing section of Figure 4,
Figure 6 is a frequency vs time a graph from a simulation of timing recovery method consistent with this invention, and
Figure 7 is a frequency vs time a graph from another simulation of timing recovery method consistent with this invention
Best Mode for Carrying Out the Invention
Reference will now be made to preferred implementations of this invention, examples of which are shown in the accompanying drawings In those drawings, like reference numbers in different drawings refer to the same elements
The present invention is described with regard to an ATM system, although it need not be limited to such a system ATM systems transmit 53 -byte cells Figure 1 shows a diagram of an ATM cell 100 with an five-byte of header and a forty-eight-byte "payload " ATM switches create virtual channels (VCs) to route each cell to its destination, and the header for each cell in the same VC includes a VCI/VPI field identifying the VC The VPI/VCI field thus allows the preferred implementation of this invention to look only at cells from only one data stream (VC) when controlling a clock for the ATM receiver
Figure 2 is a functional block diagram demonstrating a technique according to the present invention for recovering timing from a CBR stream Essentially, the invention involves correcting the receiver's clock according to an average cell interarrival time That time may be derived from the time required to receive a predetermined number of cells
In Figure 2, numerically controlled oscillator (NCO) 210, preferably a high- frequency oscillator, drives a counter 220 to measure the interarrival time between n successive cells from a CBR message The nominal frequency of NCO 210,/NCO, is
(m/n)*/sourcc+ (error), where m is a scaling value and/source is the transmission frequency of the cells
After n cells arrive on a selected VC, adder 230 subtracts the contents of counter 220 from m to accomplish one level of scaling Processing circuitry 240 then determines an average cell interarrival time and performs any necessary filtering, scaling and other processing to create the proper signal to correct the value of NCO 210
This invention can be used in an ATM transmission system, such as system 300 in Figure 3 In system 300, transmitter 310 sends CBR cells to receiver 320 Receiver 320 includes a timing section 330 to generate an internal timing signal tr, a receiving section 340 to extract the contents of the cells and buffer them, and a processing section 350 to perform necessary processing, such as error correction, on the cells
Figure 4 is a more detailed block diagram of portions of extraction section 340 and timing section 330 In extraction section 330, PHY and ATM layer circuitry 405 extracts from the input ATM stream an SOC (start of cell) signal and the data bytes from the cells PHY and ATM layer circuitry 405 sends the SOC signal to control circuitry 310 and sends the data bytes to the rest of receiver 320 on a bus operating under the UTOPIA standard
In timing section 330, VPI/VCI extraction register 415 examines header information from the data bytes In response to control circuitry 410, register 415 extracts the VPI/VCI values for the current ATM cell
Comparator 420 compares those extracted values to VPI/VCI values microprocessor 430 stored in VPI/VCI matching register 425 In the preferred embodiment, microprocessor 430 stores in register 425 a predetermined VPI/VCI value for a virtual channel carrying a CBR stream Focusing on cells from only one VC and examining the header filters out, among other things, OA&M (operation, administration, and maintenance) cells that should not be used to correct timing
When comparator 420 determines that the VPI/VCI values from these two registers match, it sends a count signal to cell counter 435 and through that counter to control circuitry 410 Cell counter 435 keeps track of the number of cells received
When cell counter 435 reaches a preset value, represented in Figure 4 as N, counter 435 sends a completion signal to control circuit 410
During this operation, VCO 440 generates the receiver system clock according to a voltage generated by digital-to-analog converter (DAC) 445 Together, VCO 440 and DAC 445 form an NCO
A divider circuit 450 divides the system clock by a constant, shown as p, to reduce VCO 440's frequency to a nominal (m n)* source Interarrival Time Counter 455 counts the output of divider circuit 450 to measure interarrival times
When control circuit 410 receives the completion signal from counter 435, it signals counter 455 to transfer to buffer 460 its count of the number of VCO 440 clock pulses (divided by p) between N cell arrivals on the VC indicated by the value in VPI/VCI matching register 425 Control circuit 410 then resets counters 435 and 455 and sends an interrupt to microprocessor 430
In response, microprocessor 430 reads buffer register 460 and implements loop filtering and any nonlinear processing necessary to ensure a smooth operation by eliminating sudden or singular changes The result of the processing is a new value that microprocessor 430 sends to DAC 445 to set VCO 440's frequency
To prevent error from lost cells, control circuit 410 can also direct VPI/VCI extraction circuit 415 to extract from a cell's header the sequence number in the ATM adaptation layer if used Then, either control circuit 410 or microprocessor 430 can determine whether each cell is received in the proper sequence If cells are lost, they would not be in the proper sequence and the results of the processing on that cell should not be used to adjust the VCO
Control circuit 410, which can be a programmable processor, dedicated circuitry, a state machine, or any other equivalent structure, performs several functions represented by the flowchart 500 in Figure 5 Upon receiving a reset signal from the microprocessor 430, control circuit 410 resets cell counter 435 and Interarrival Time Counter 455 (step 510) Then, on receipt of the SOC signal from the PHY and ATM level circuitry 405, control circuit 410 latches the VPI/VCI fields from the ATM cell header into VPI/VCI extraction register 415 (step 520) When the VPI/VCI values in registers 415 and 425 first match, control circuitry 410 enables Interarrival Time Counter 455, but cell counter 435 does not begin to count Cell counter 435 increments with each additional VPI/VCI
match until counter 435 reaches N This operation ensures that cell counter 435 reaches N after receiving N interarrival times
At that point control circuit 410 latches the value of Interarrival Time Counter 455 into buffer 460 (step 530), asynchronously resets Interarrival Time Counter 455 and cell counter 435, and interrupts microprocessor 430 to let it know a value is available in buffer 460 (step 540)
Both Interarrival Time Counter 455 and cell counter 435 are enabled for counting immediately following reset Also, for ongoing operation, steps 520 - 540 repeat
Figures 6 and 7 show graphs of frequency vs time for simulations of a timing recovery method according to this invention The loop parameters for the simulation represented by Figure 6 were set for very fast frequency capture in a noiseless (i e , no cell delay variation or CDV) environment, and shows the loop rapidly pulling in the frequency from a -1000Hz frequency offset The simulation represented by Figure 7 shows the loop with somewhat relaxed parameters, pulling in from a -1000Hz frequency offset in the presence of noise (i e , CDV)
This invention has several advantages over conventional methods that rely on buffer level fill For example, buffer underflows or overflows do not affect the clock recovery mechanism Also, unlike the buffer fill level, cell interarrival time is directly related to the transmission frequency For low CDV, this invention's inherent higher accuracy permits faster timing acquisition
There are other advantages as well For example, as explained above, cell loss can drive a FIFO fill-level-based method off track due to a constantly lower cell fill level The present invention can easily compensate for the effects of lost cells In addition, FIFO fill- level-based circuits must buffer a number of cells to operate accurately, but the time required for such causes extra delays The present invention does not suffer that disadvantage
Persons of ordinary skill will appreciate how to make modifications and variations to the preferred implementation without departing from the spirit and scope of the invention For example, the transmission system does not need to be an ATM system, and the digital circuitry in Figure 3 can be implemented in ASICs, PALs, or programmable logic devices Also, for certain networks, signals other than the VPI/VCI values can be used
This description is intended for proposed illustration and description, and does not contain an exhaustive description of embodiments or limit the invention to the precise form disclosed One of ordinary skill may modify and vary the invention in light of the above teachings The scope of the invention is defined by the appended claims and their equivalents
Claims
Claims
1. A method of recovering the timing from an asynchronous stream composed of cells transmitted at a relatively constant bit rate comprising the steps of: detecting, at a receiver, the receipt of a predetermined number of cells; measuring the internal receiver time elapsed during the receipt of the predetermined number of cells, the internal receiver time being derived from a timing source in the receiver; and adjusting the timing source according to the measured internal receiver time.
2. The method of claim 1 further including the step of determining an average cell interarrival time for the detected cells from the measured internal receiver time; and wherein step of adjusting the system timing includes the substep of adjusting the system timing according to the average cell interarrival time.
3. The method of claim 2 wherein the step of determining an average cell interarrival time includes the substeps of detecting the arrival of a new cell, and incrementing a cell count upon the detection of the arrival of a new cell.
4. The method of claim 3 wherein the substep of incrementing a cell count includes the substep of generating a count signal when the cell count reaches a predetermined amount; and wherein the step of measuring the internal receiver time includes the substep of receiving the count signal, and recording the internal receiver time elapsed when the count signal is received.
5. A method of recovering the timing of an Asynchronous Transfer Mode (ATM) stream composed of ATM cells comprising the steps of: detecting, at a receiver, the receipt of a predetermined number of proper ATM cells; measuring the internal receiver time elapsed during the receipt of the
predetermined number of ATM cells, the internal receiver time being derived from a timing source in the receiver, and adjusting the timing source according to the measured internal receiver time The method of claim 5 further including the step of determining an average cell interarrival time for the detected ATM cells from the measured internal receiver time, and wherein step of adjusting the system timing includes the substep of adjusting the system timing according to the average cell interarrival time The method of claim 5 wherein the step of detecting the receipt of a predetermined number cells includes the substeps of extracting a VPI/VCI value from a current one of the ATM cells, examining the extracted VPI/VCI value to determine whether the current ATM cell is a proper ATM cell The method of claim 7 wherein the substep of examining the VPI/VCI includes the substeps of storing into a VPI/VCI register a value corresponding to a desired type of cell, and incrementing a cell count when the contents of the extracted VPI/VCI register equal the VPI/VCI values The method of claim 8 wherein the substep of incrementing a cell count includes the substep of generating a count signal when the cell count reaches a predetermined amount, and wherein the step of measuring the internal receiver time includes the substeps of receiving the count signal, and recording the internal receiver time elapsed when the count signal is received A method of sending an asynchronous stream composed of cells comprising the steps of transmitting the stream at a relatively constant bit rate, receiving the stream at a receiver,
detecting, at the receiver, the receipt of a predetermined number of cells; measuring the internal receiver time elapsed during the receipt of the predetermined number of cells, the internal receiver time being derived from a timing source in the receiver; and adjusting the timing source according to the measured internal receiver time.
11. The method of claim 10 further including the step of determining an average cell interarrival time for the detected cells from the measured internal receiver time; and wherein step of adjusting the system timing includes the substep of adjusting the system timing according to the average cell interarrival time.
12. The method of claim 11 wherein the step of determining an average cell interarrival time includes the substeps of detecting the arrival of a new cell, and incrementing a cell count upon the detection of the arrival of a new cell.
13. The method of claim 12 wherein the substep of incrementing a cell count includes the substep of generating a count signal when the cell count reaches a predetermined amount; and wherein the step of measuring the internal receiver time includes the substep of receiving the count signal, and recording the internal receiver time elapsed when the count signal is received.
14. A method of sending an Asynchronous Transfer Mode (ATM) stream composed of ATM cells comprising the steps of: transmitting the message at a relatively constant bit rate; receiving the message at a receiver; detecting, at the receiver, the receipt of a predetermined number of proper ATM cells; measuring the internal receiver time elapsed during the receipt of the predetermined number of ATM cells, the internal receiver time being derived from a timing source in the receiver; and
adjusting the timing source according to the measured internal receiver time The method of claim 14 further including the step of determining an average cell interarrival time for the detected ATM cells from the measured internal receiver time, and wherein step of adjusting the system timing includes the substep of adjusting the system timing according to the average cell interarrival time The method of claim 14 wherein the step of detecting the receipt of a predetermined number cells includes the substeps of extracting a VPI/VCI value from a current one of the ATM cells, examining the extracted VPI/VCI value to determine whether the current ATM cell is a proper ATM cell The method of claim 16 wherein the substep of examining the VPI/VCI includes the substeps of storing into a VPI/VCI register a value corresponding to a desired type of cell, incrementing a cell count when the contents of the VPI/VCI register equal the extracted VPI/VCI values The method of claim 17 wherein the substep of incrementing a cell count includes the substep of generating a count signal when the cell count reaches a predetermined amount, and wherein the step of measuring the internal receiver time includes the substeps of receiving the count signal, and recording the internal receiver time elapsed when the count signal is received A system in a receiver to recover the timing of a stream composed of cells sent at a relatively constant bit rate comprising monitor means for detecting the receipt of a predetermined number of cells, an internal receiver clock recording internal receiver time,
timer means for measuring the internal receiver time elapsed during the receipt of the predetermined number of cells, and correction means for adjusting the internal receiver clock according to the measured internal receiver time The system of claim 19 wherein the internal receiver clock is a voltage-controlled oscillator, and wherein the correction means includes a digital-to-analog converter generating a feedback voltage signal for the voltage-controlled oscillator The system of claim 20 wherein the internal receiver clock includes a clock signal divider, coupled to an output of the voltage-controlled oscillator, to generate pulses at a lower frequency than the voltage-controlled oscillator, and wherein the timer means includes a counter to count the pulses generated by the clock signal divider The system of claim 20 wherein the correction means includes means for determining an average cell interarrival time for the detected cells from the measured internal receiver times, and means for adjusting the internal receiver clock according to the average cell interarrival time A system in a receiver to recover the timing of a stream composed of cells sent at a relatively constant bit rate comprising monitor means for detecting the receipt of a predetermined number of ATM cells, an internal receiver clock recording internal receiver time, timer means for measuring the internal receiver time elapsed during the receipt of the predetermined number of ATM cells, and correction means for adjusting the internal receiver clock according to the measured internal receiver time The system of claim 23 wherein the internal receiver clock is a voltage-controlled oscillator, and wherein the correction means includes
a digital-to-analog converter generating a feedback voltage signal for the voltage-controlled oscillator The system of claim 24 wherein the internal receiver clock includes a clock signal divider, coupled to an output of the voltage-controlled oscillator, to generate pulses at a lower frequency than the voltage-controlled oscillator, and wherein the timer means includes a counter to count the pulses generated by the clock signal divider The system of claim 24 wherein the correction means includes means for determining an average cell interarrival time for the detected ATM cells from the measured internal receiver time, and means for adjusting the internal receiver clock according to the average cell interarrival time The system of claim 23 wherein the monitor means includes a network extraction circuit for extracting from the cells data corresponding to the ATM layer, a VPI/VCI extraction register, coupled to the network extraction circuit, for storing current VPI/VCI value in the cells, and a comparator, coupled to the VPI/VCI extraction register, for examining the current VPI/VCI values to determine the receipt of a proper ATM cell The system of claim 27 wherein the monitor means further includes a VPI/VCI matching register, coupled to the comparator circuit and containing the values of the cell header predetermined to be proper The system of claim 28 wherein the comparator includes means for generating a cell signal indicating the receipt of a proper new cell, and wherein the monitor means further includes a cell counter, coupled to receive the cell signal from the comparator, configured to increment a cell count upon receipt of the cell signal and generate a count signal when the cell count reaches a predetermined amount The system of claim 29 wherein the means for measuring the internal receiver time elapsed during the receipt of the predetermined number of ATM cells includes
a counter to count the internal receiver time and stop upon receipt of a count signal A receiver receiving a plurality of cells intended to be transmitted at a constant bit rate, the receiver comprising a receiving section to buffer the contents of the cells, a processing section, coupled to the receiving section, to process the cells, and a timing section to generate an internal timing signal for the receiving section and the processing section, the timing section including means for detecting the receipt of a predetermined number of cells, an internal receiver clock generating the internal timing signal, means, coupled to the internal timing signal for measuring the internal receiver time elapsed during the receipt of the predetermined number of cells, and correction means for adjusting the internal receiver clock according to the measured internal receiver time A receiver receiving a plurality of ATM cells intended to be transmitted at a constant bit rate, the receiver comprising a receiving section to buffer the contents of the ATM cells, a processing section, coupled to the receiving section, to process the ATM cells, and a timing section to generate an internal timing signal for the receiving section and the processing section, the timing section including means for detecting the receipt of a predetermined number of ATM cells, an internal receiver clock generating the internal timing signal, means, coupled to the internal timing signal for measuring the internal receiver time elapsed during the receipt of the predetermined number of ATM cells, and monitor means for adjusting the internal receiver clock according to the measured internal receiver time A system for transmitting a plurality of cells comprising
a transmitter sending the cells at a relatively constant bit rate, and a receiver, receiving the cells and including a receiving section to buffer the contents of the cells, a processing section, coupled to the receiving section, to process the cells, and a timing section to generate an internal timing signal for the receiving section and the processing section, the timing section including means for detecting the receipt of a predetermined number of cells, an internal receiver clock generating the internal timing signal, means, coupled to the internal timing signal for measuring the internal receiver time elapsed during the receipt of the predetermined number of cells, and monitor means for adjusting the internal receiver clock according to the measured internal receiver time A system for transmitting a plurality of ATM cells comprising a transmitter sending the ATM cells at a relatively constant bit rate, and a receiver, receiving the ATM cells and including a receiving section to buffer the contents of the ATM cells, a processing section, coupled to the receiving section, to process the ATM cells, and a timing section to generate an internal timing signal for the receiving section and the processing section, the timing section including means for detecting the receipt of a predetermined number of ATM cells, an internal receiver clock generating the internal timing signal, means, coupled to the internal timing signal for measuring the internal receiver time elapsed during the receipt of the predetermined number of ATM cells, and monitor means for adjusting the internal receiver clock according to the measured internal receiver time
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP97910574A EP0937342A1 (en) | 1996-11-07 | 1997-11-07 | System and method for atm cbr timing recovery |
| CA002271142A CA2271142C (en) | 1996-11-07 | 1997-11-07 | System and method for atm cbr timing recovery |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/746,176 US5912880A (en) | 1996-11-07 | 1996-11-07 | System and method for ATM CBR timing recovery |
| US08/746,176 | 1996-11-07 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO1998020637A1 true WO1998020637A1 (en) | 1998-05-14 |
Family
ID=24999771
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/IB1997/001408 Ceased WO1998020637A1 (en) | 1996-11-07 | 1997-11-07 | System and method for atm cbr timing recovery |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US5912880A (en) |
| EP (1) | EP0937342A1 (en) |
| CA (1) | CA2271142C (en) |
| WO (1) | WO1998020637A1 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1535416A4 (en) * | 2000-08-30 | 2009-03-11 | Verilink Corp | System and method for measuring sample arrival rates on an asynchronous transport network |
Families Citing this family (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6011778A (en) * | 1997-03-20 | 2000-01-04 | Nokia Telecommunications, Oy | Timer-based traffic measurement system and method for nominal bit rate (NBR) service |
| WO1999008409A1 (en) * | 1997-08-06 | 1999-02-18 | Telefonaktiebolaget Lm Ericsson | A method and an apparatus for the clock recovery in the transport of constant bit rate services over asynchronous transfer mode |
| US6111878A (en) * | 1997-11-04 | 2000-08-29 | Alcatel | Low jitter timing recovery technique and device for asynchronous transfer mode (ATM) constant bit rate (CBR) payloads |
| AU5763698A (en) * | 1997-12-23 | 1999-07-19 | Nokia Telecommunications Oy | Clock generating method and apparatus for an asynchronous transmission |
| US6373821B2 (en) * | 1998-02-20 | 2002-04-16 | Apple Computer, Inc. | Method for setting time stamp in SYT field of packet headers for IEEE-1394 devices |
| NL1009987C2 (en) * | 1998-06-08 | 1999-12-10 | Koninkl Kpn Nv | System for charging the use of a packet-based telecommunications network. |
| US6731627B1 (en) | 1998-11-17 | 2004-05-04 | Cisco Technology, Inc. | Virtual loop carrier system |
| US6502201B1 (en) * | 1999-10-14 | 2002-12-31 | International Business Machines Corporation | Determination of frequency of timer ticks |
| WO2002021811A2 (en) * | 2000-09-06 | 2002-03-14 | Polycom, Inc. | System and method for diagnosing a pots port |
| US7613529B1 (en) * | 2000-09-09 | 2009-11-03 | Harman International Industries, Limited | System for eliminating acoustic feedback |
| US7006510B2 (en) * | 2001-01-17 | 2006-02-28 | Optibase Ltd. | Method of clock mismatch and drift compensation for packet networks |
| DE60118513T2 (en) | 2001-01-19 | 2006-11-23 | Telefonaktiebolaget Lm Ericsson (Publ) | Method and apparatus for assigning the data units of cells to successive memory locations of data frames by applying an estimate of the pointer position |
| GB0205350D0 (en) * | 2002-03-07 | 2002-04-24 | Zarlink Semiconductor Inc | Clock synchronisation over a packet network using SRTS without a common network clock |
| US6917247B2 (en) * | 2002-04-26 | 2005-07-12 | Broadcom Corporation | NCO based timebase recovery system and method for A/V decoder |
| GB2391771A (en) * | 2002-08-03 | 2004-02-11 | Zarlink Semiconductor Ltd | Method and apparatus for recovering a reference clock |
| WO2006100781A1 (en) * | 2005-03-24 | 2006-09-28 | Fujitsu Limited | Cell decomposing device, cell assembling device, and clock reproducing method |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0394051A2 (en) * | 1989-04-21 | 1990-10-24 | Codex Corporation | Controlling clock frequencies in a communications network |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4961188A (en) * | 1989-09-07 | 1990-10-02 | Bell Communications Research, Inc. | Synchronous frequency encoding technique for clock timing recovery in a broadband network |
| JP2777929B2 (en) * | 1990-07-04 | 1998-07-23 | 富士通株式会社 | Asynchronous signal extraction circuit |
| JP2937529B2 (en) * | 1991-03-27 | 1999-08-23 | 日本電気株式会社 | Clock recovery circuit |
| US5268936A (en) * | 1991-07-08 | 1993-12-07 | At&T Bell Laboratories | Synchronous digital signal to asynchronous digital signal desynchronizer |
| FI95636C (en) * | 1992-02-14 | 1996-02-26 | Nokia Telecommunications Oy | Desynchronizer and method of attenuating pointer jets in a desynchronizer |
| US5287182A (en) * | 1992-07-02 | 1994-02-15 | At&T Bell Laboratories | Timing recovery for variable bit-rate video on asynchronous transfer mode (ATM) networks |
| US5260978A (en) * | 1992-10-30 | 1993-11-09 | Bell Communications Research, Inc. | Synchronous residual time stamp for timing recovery in a broadband network |
| DE4303356A1 (en) * | 1993-02-05 | 1994-08-11 | Philips Patentverwaltung | Digital phase locked loop |
| US5396492A (en) * | 1993-04-28 | 1995-03-07 | At&T Corp. | Method and apparatus for adaptive clock recovery |
| US5479457A (en) * | 1993-08-27 | 1995-12-26 | Vlsi Technology Inc. | Method and apparatus for attenuating jitter in a digital transmission line |
| SE515201C2 (en) * | 1993-11-26 | 2001-06-25 | Ericsson Telefon Ab L M | Method and apparatus for clock signal generation |
-
1996
- 1996-11-07 US US08/746,176 patent/US5912880A/en not_active Expired - Lifetime
-
1997
- 1997-11-07 WO PCT/IB1997/001408 patent/WO1998020637A1/en not_active Ceased
- 1997-11-07 EP EP97910574A patent/EP0937342A1/en not_active Withdrawn
- 1997-11-07 CA CA002271142A patent/CA2271142C/en not_active Expired - Fee Related
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0394051A2 (en) * | 1989-04-21 | 1990-10-24 | Codex Corporation | Controlling clock frequencies in a communications network |
Non-Patent Citations (2)
| Title |
|---|
| LAU R C ET AL: "SYNCHRONOUS TECHNIQUES FOR TIMING RECOVERY IN BISDN", COMMUNICATION FOR GLOBAL USERS, INCLUDING A COMMUNICATIONS THEORY MINI CONFERENCE ORLANDO, DEC. 6 - 9, 1992, vol. 1 - 2 - 03, 6 December 1992 (1992-12-06), INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, pages 814 - 820, XP000357678 * |
| MULVEY M ET AL: "TIMING ISSUES OF CONSTANT BIT RATE SERVICES OVER ATM", BT TECHNOLOGY JOURNAL, vol. 13, no. 3, 1 July 1995 (1995-07-01), pages 35 - 45, XP000543496 * |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1535416A4 (en) * | 2000-08-30 | 2009-03-11 | Verilink Corp | System and method for measuring sample arrival rates on an asynchronous transport network |
Also Published As
| Publication number | Publication date |
|---|---|
| CA2271142A1 (en) | 1998-05-14 |
| US5912880A (en) | 1999-06-15 |
| CA2271142C (en) | 2002-04-16 |
| EP0937342A1 (en) | 1999-08-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5912880A (en) | System and method for ATM CBR timing recovery | |
| EP0763292B1 (en) | Cell-based clock recovery device | |
| US6157646A (en) | Circuit and method for service clock recovery | |
| EP0876016B1 (en) | Adaptive digital clock recovery | |
| US5396492A (en) | Method and apparatus for adaptive clock recovery | |
| US6400683B1 (en) | Adaptive clock recovery in asynchronous transfer mode networks | |
| EP0705000B1 (en) | Constant bit rate synchronisation for packet telecommunications networks | |
| KR100715736B1 (en) | Adaptive clock recovery | |
| US7106758B2 (en) | Circuit and method for service clock recovery | |
| EP0868042B1 (en) | Clock information transfer system for AAL type 1 transmission | |
| US6714548B2 (en) | Digital clock recovery | |
| GB2307139A (en) | ATM network clock | |
| US7684413B2 (en) | System and method for rate agile adaptive clocking in a packet-based network | |
| US6876674B1 (en) | Clock generating method and apparatus for an asynchronous transmission | |
| US6807180B1 (en) | Synchronous method for the clock recovery for CBR services over the ATM network | |
| JP2004282441A (en) | Terminal synchronization method and terminal synchronization circuit | |
| Chao et al. | Asynchronous transfer mode packet video transmission system | |
| KR100263184B1 (en) | Apparatus and mrthod for recovering an adaptive clock of aali protocl in atm communication system | |
| KR100263388B1 (en) | Clock Information Transceiver using Synchronous Residual Timestamp | |
| JP2001285268A (en) | Clock generator using SRTS method | |
| Li et al. | Distributed source-destination synchronization | |
| Dunkel et al. | Interval-based real-time transmission control | |
| Muhiyaddin | Adaptive clock recovery and jitter control in ATM networks | |
| KR19990010418A (en) | T1 line interface device and T1 subscriber acceptance method | |
| JP2006229586A (en) | UPC circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A1 Designated state(s): CA JP |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
| DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| ENP | Entry into the national phase |
Ref document number: 2271142 Country of ref document: CA |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 1997910574 Country of ref document: EP |
|
| WWP | Wipo information: published in national office |
Ref document number: 1997910574 Country of ref document: EP |
|
| WWW | Wipo information: withdrawn in national office |
Ref document number: 1997910574 Country of ref document: EP |