WO1999026133A3 - Method for maintaining the synchronized execution in fault resilient/fault tolerant computer systems - Google Patents

Method for maintaining the synchronized execution in fault resilient/fault tolerant computer systems Download PDF

Info

Publication number
WO1999026133A3
WO1999026133A3 PCT/US1998/024378 US9824378W WO9926133A3 WO 1999026133 A3 WO1999026133 A3 WO 1999026133A3 US 9824378 W US9824378 W US 9824378W WO 9926133 A3 WO9926133 A3 WO 9926133A3
Authority
WO
WIPO (PCT)
Prior art keywords
fault
compute
maintaining
computer systems
resilient
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US1998/024378
Other languages
French (fr)
Other versions
WO1999026133A2 (en
Inventor
Thomas D Bissett
Paul A Leveille
Erik Muench
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Marathon Technologies Corp
Original Assignee
Marathon Technologies Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Marathon Technologies Corp filed Critical Marathon Technologies Corp
Priority to DE69804489T priority Critical patent/DE69804489T2/en
Priority to EP98959455A priority patent/EP1029267B1/en
Priority to JP2000521434A priority patent/JP2001523855A/en
Priority to AU15249/99A priority patent/AU753120B2/en
Priority to CA002309926A priority patent/CA2309926A1/en
Priority to AT98959455T priority patent/ATE215244T1/en
Publication of WO1999026133A2 publication Critical patent/WO1999026133A2/en
Publication of WO1999026133A3 publication Critical patent/WO1999026133A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1633—Error detection by comparing the output of redundant processing systems using mutual exchange of the output between the redundant processing components
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1658—Data re-synchronization of a redundant component, or initial sync of replacement, additional or spare unit
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
    • G06F11/1691—Temporal synchronisation or re-synchronisation of redundant processing components using a quantum
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1641—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/165—Error detection by comparing the output of redundant processing systems with continued operation after detection of the error
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
    • G06F11/1679—Temporal synchronisation or re-synchronisation of redundant processing components at clock signal level
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
    • G06F11/1687—Temporal synchronisation or re-synchronisation of redundant processing components at event level, e.g. by interrupt or result of polling

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)

Abstract

A fault tolerant/fault resilient computer system includes at least two compute elements connected to at least one controller. Each compute element has clocks that operate asynchronously to clocks of the other compute elements. The compute elements operate in a first mode in which the compute elements each execute a first stream of instructions in emulated clock lockstep, and in a second mode in which the compute elements each execute a second stream of instructions in instruction lockstep. Each compute element may be a multi-processor compute element.
PCT/US1998/024378 1997-11-14 1998-11-13 Method for maintaining the synchronized execution in fault resilient/fault tolerant computer systems Ceased WO1999026133A2 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
DE69804489T DE69804489T2 (en) 1997-11-14 1998-11-13 METHOD FOR MAINTAINING SYNCHRONIZED VERSION IN FAULT-RELIABLE / FAULT-TOLERANT COMPUTER SYSTEMS
EP98959455A EP1029267B1 (en) 1997-11-14 1998-11-13 Method for maintaining the synchronized execution in fault resilient/fault tolerant computer systems
JP2000521434A JP2001523855A (en) 1997-11-14 1998-11-13 Failure recovery / fault-tolerant computer
AU15249/99A AU753120B2 (en) 1997-11-14 1998-11-13 Fault resilient/fault tolerant computing
CA002309926A CA2309926A1 (en) 1997-11-14 1998-11-13 Method for maintaining the synchronized execution in fault resilient/fault tolerant computer systems
AT98959455T ATE215244T1 (en) 1997-11-14 1998-11-13 METHOD FOR MAINTAINING SYNCHRONIZED EXECUTION IN ERROR-RELIABLE/FAULT-TOLERANT COMPUTER SYSTEMS

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US6579097P 1997-11-14 1997-11-14
US60/065,790 1997-11-14

Publications (2)

Publication Number Publication Date
WO1999026133A2 WO1999026133A2 (en) 1999-05-27
WO1999026133A3 true WO1999026133A3 (en) 1999-07-15

Family

ID=22065134

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1998/024378 Ceased WO1999026133A2 (en) 1997-11-14 1998-11-13 Method for maintaining the synchronized execution in fault resilient/fault tolerant computer systems

Country Status (8)

Country Link
US (2) US6279119B1 (en)
EP (1) EP1029267B1 (en)
JP (1) JP2001523855A (en)
AT (1) ATE215244T1 (en)
AU (1) AU753120B2 (en)
CA (1) CA2309926A1 (en)
DE (1) DE69804489T2 (en)
WO (1) WO1999026133A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106796541B (en) * 2015-03-20 2021-03-09 瑞萨电子株式会社 Data processing apparatus

Families Citing this family (110)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1029267B1 (en) 1997-11-14 2002-03-27 Marathon Technologies Corporation Method for maintaining the synchronized execution in fault resilient/fault tolerant computer systems
US6625756B1 (en) * 1997-12-19 2003-09-23 Intel Corporation Replay mechanism for soft error recovery
US6523130B1 (en) * 1999-03-11 2003-02-18 Microsoft Corporation Storage system having error detection and recovery
US6418540B1 (en) * 1999-08-27 2002-07-09 Lucent Technologies Inc. State transfer with throw-away thread
US6467049B1 (en) * 1999-10-15 2002-10-15 Cisco Technology, Inc. Method and apparatus for configuration in multi processing engine computer systems
US6658595B1 (en) 1999-10-19 2003-12-02 Cisco Technology, Inc. Method and system for asymmetrically maintaining system operability
US6625637B1 (en) * 1999-12-09 2003-09-23 Koninklijke Philips Electronics N.V. Method and apparatus for synthesizing communication support based on communication types of application
US6640313B1 (en) * 1999-12-21 2003-10-28 Intel Corporation Microprocessor with high-reliability operating mode
US6625749B1 (en) * 1999-12-21 2003-09-23 Intel Corporation Firmware mechanism for correcting soft errors
US7769988B1 (en) * 1999-12-23 2010-08-03 Ati Technologies Ulc Method of integrating a personal computing system and apparatus thereof
EP1162540A1 (en) * 2000-06-07 2001-12-12 Siemens Schweiz AG Method and apparatus for synchronizing a system with coupled data processing units
GB2366012B (en) * 2000-08-14 2002-08-14 Sun Microsystems Inc A computer system
EP1239369A1 (en) * 2001-03-07 2002-09-11 Siemens Aktiengesellschaft Fault-tolerant computer system and method for its use
US6728735B1 (en) 2001-03-12 2004-04-27 Network Appliance, Inc. Restartable dump that produces a consistent filesystem on tapes
JP2002287997A (en) * 2001-03-23 2002-10-04 Kinji Mori Multiple processing method
US6859892B2 (en) * 2001-04-25 2005-02-22 Hewlett-Packard Development Company, L.P. Synchronous breakpoint system and method
US6859866B2 (en) * 2001-10-01 2005-02-22 International Business Machines Corporation Synchronizing processing of commands invoked against duplexed coupling facility structures
US7603440B1 (en) * 2001-11-09 2009-10-13 Persystent Technology Corporation System and method for management of end user computing devices
US6848034B2 (en) 2002-04-04 2005-01-25 International Business Machines Corporation Dense server environment that shares an IDE drive
US6792481B2 (en) * 2002-05-30 2004-09-14 Freescale Semiconductor, Inc. DMA controller
JP3606281B2 (en) * 2002-06-07 2005-01-05 オムロン株式会社 Programmable controller, CPU unit, special function module, and duplex processing method
US7003691B2 (en) * 2002-06-28 2006-02-21 Hewlett-Packard Development Company, L.P. Method and apparatus for seeding differences in lock-stepped processors
JP2004046455A (en) * 2002-07-10 2004-02-12 Nec Corp Information processor
JP3982353B2 (en) * 2002-07-12 2007-09-26 日本電気株式会社 Fault tolerant computer apparatus, resynchronization method and resynchronization program
JP2004046599A (en) * 2002-07-12 2004-02-12 Nec Corp Fault tolerant computer apparatus, resynchronization method and resynchronization program
EP1398700A1 (en) * 2002-09-12 2004-03-17 Siemens Aktiengesellschaft Method and circuit device for synchronizing redundant processing units
EP1398701A1 (en) * 2002-09-12 2004-03-17 Siemens Aktiengesellschaft Method for synchronizing events, in particular for fault-tolerant systems
EP1398699A1 (en) * 2002-09-12 2004-03-17 Siemens Aktiengesellschaft Method for synchronizing events, in particular for fault-tolerant systems
WO2004086225A1 (en) * 2003-03-24 2004-10-07 Fujitsu Limited Virtual computer system
JP4492035B2 (en) 2003-04-21 2010-06-30 日本電気株式会社 Data processing device
US7149919B2 (en) * 2003-05-15 2006-12-12 Hewlett-Packard Development Company, L.P. Disaster recovery system with cascaded resynchronization
US20050039074A1 (en) * 2003-07-09 2005-02-17 Tremblay Glenn A. Fault resilient/fault tolerant computing
US20050010837A1 (en) * 2003-07-10 2005-01-13 International Business Machines Corporation Method and apparatus for managing adapters in a data processing system
US20050114735A1 (en) * 2003-11-20 2005-05-26 Smith Zachary S. Systems and methods for verifying core determinacy
US9213609B2 (en) * 2003-12-16 2015-12-15 Hewlett-Packard Development Company, L.P. Persistent memory device for backup process checkpoint states
US20060020852A1 (en) * 2004-03-30 2006-01-26 Bernick David L Method and system of servicing asynchronous interrupts in multiple processors executing a user program
US20050240806A1 (en) * 2004-03-30 2005-10-27 Hewlett-Packard Development Company, L.P. Diagnostic memory dump method in a redundant processor
US8799706B2 (en) 2004-03-30 2014-08-05 Hewlett-Packard Development Company, L.P. Method and system of exchanging information between processors
US7426656B2 (en) * 2004-03-30 2008-09-16 Hewlett-Packard Development Company, L.P. Method and system executing user programs on non-deterministic processors
US7296181B2 (en) * 2004-04-06 2007-11-13 Hewlett-Packard Development Company, L.P. Lockstep error signaling
US7290169B2 (en) * 2004-04-06 2007-10-30 Hewlett-Packard Development Company, L.P. Core-level processor lockstepping
US7237144B2 (en) * 2004-04-06 2007-06-26 Hewlett-Packard Development Company, L.P. Off-chip lockstep checking
WO2006001051A1 (en) * 2004-06-24 2006-01-05 Fujitsu Limited Multi-processor system and control method therefor
DE102004038590A1 (en) * 2004-08-06 2006-03-16 Robert Bosch Gmbh Method for delaying access to data and / or commands of a dual-computer system and corresponding delay unit
US7366948B2 (en) * 2004-10-25 2008-04-29 Hewlett-Packard Development Company, L.P. System and method for maintaining in a multi-processor system a spare processor that is in lockstep for use in recovering from loss of lockstep for another processor
US20060107116A1 (en) * 2004-10-25 2006-05-18 Michaelis Scott L System and method for reestablishing lockstep for a processor module for which loss of lockstep is detected
US7308566B2 (en) * 2004-10-25 2007-12-11 Hewlett-Packard Development Company, L.P. System and method for configuring lockstep mode of a processor module
US7356733B2 (en) * 2004-10-25 2008-04-08 Hewlett-Packard Development Company, L.P. System and method for system firmware causing an operating system to idle a processor
US7516359B2 (en) * 2004-10-25 2009-04-07 Hewlett-Packard Development Company, L.P. System and method for using information relating to a detected loss of lockstep for determining a responsive action
US7627781B2 (en) * 2004-10-25 2009-12-01 Hewlett-Packard Development Company, L.P. System and method for establishing a spare processor for recovering from loss of lockstep in a boot processor
US7502958B2 (en) * 2004-10-25 2009-03-10 Hewlett-Packard Development Company, L.P. System and method for providing firmware recoverable lockstep protection
US7818614B2 (en) * 2004-10-25 2010-10-19 Hewlett-Packard Development Company, L.P. System and method for reintroducing a processor module to an operating system after lockstep recovery
US7624302B2 (en) 2004-10-25 2009-11-24 Hewlett-Packard Development Company, L.P. System and method for switching the role of boot processor to a spare processor responsive to detection of loss of lockstep in a boot processor
JP4165499B2 (en) 2004-12-13 2008-10-15 日本電気株式会社 Computer system, fault tolerant system using the same, and operation control method thereof
JP4411602B2 (en) * 2004-12-16 2010-02-10 日本電気株式会社 Fault tolerant computer system
JP4182948B2 (en) * 2004-12-21 2008-11-19 日本電気株式会社 Fault tolerant computer system and interrupt control method therefor
JP4168403B2 (en) * 2004-12-21 2008-10-22 日本電気株式会社 Fault tolerant system, control device used therefor, access control method, and control program
US7337367B2 (en) * 2005-01-06 2008-02-26 International Business Machines Corporation Management of memory controller reset
US7328331B2 (en) * 2005-01-25 2008-02-05 Hewlett-Packard Development Company, L.P. Method and system of aligning execution point of duplicate copies of a user program by copying memory stores
US7467327B2 (en) 2005-01-25 2008-12-16 Hewlett-Packard Development Company, L.P. Method and system of aligning execution point of duplicate copies of a user program by exchanging information about instructions executed
US7971095B2 (en) * 2005-02-16 2011-06-28 Honeywell International Inc. Fault recovery for real-time, multi-tasking computer system
US7590885B2 (en) * 2005-04-26 2009-09-15 Hewlett-Packard Development Company, L.P. Method and system of copying memory from a source processor to a target processor by duplicating memory writes
US7933966B2 (en) * 2005-04-26 2011-04-26 Hewlett-Packard Development Company, L.P. Method and system of copying a memory area between processor elements for lock-step execution
EP1883865A4 (en) * 2005-05-24 2010-12-15 Marathon Techn Corp Symmetric multiprocessor fault tolerant computer system
US7802075B2 (en) * 2005-07-05 2010-09-21 Viasat, Inc. Synchronized high-assurance circuits
US8190877B2 (en) * 2005-07-05 2012-05-29 Viasat, Inc. Trusted cryptographic processor
US8527741B2 (en) * 2005-07-05 2013-09-03 Viasat, Inc. System for selectively synchronizing high-assurance software tasks on multiple processors at a software routine level
US7765427B2 (en) * 2005-08-05 2010-07-27 Honeywell International Inc. Monitoring system and methods for a distributed and recoverable digital control system
US7725215B2 (en) * 2005-08-05 2010-05-25 Honeywell International Inc. Distributed and recoverable digital control system
WO2007018651A1 (en) * 2005-08-05 2007-02-15 Honeywell International, Inc. Method for redunancy management of distributed and recoverable digital control system
US20070038849A1 (en) * 2005-08-11 2007-02-15 Rajiv Madampath Computing system and method
US7747897B2 (en) * 2005-11-18 2010-06-29 Intel Corporation Method and apparatus for lockstep processing on a fixed-latency interconnect
US7627584B2 (en) * 2005-11-30 2009-12-01 Oracle International Corporation Database system configured for automatic failover with no data loss
US7668879B2 (en) * 2005-11-30 2010-02-23 Oracle International Corporation Database system configured for automatic failover with no data loss
JP4816911B2 (en) 2006-02-07 2011-11-16 日本電気株式会社 Memory synchronization method and refresh control circuit
US20080016062A1 (en) * 2006-06-30 2008-01-17 Drescher Keith A Request-response trigger generation in link-connected computing systems
US7793147B2 (en) * 2006-07-18 2010-09-07 Honeywell International Inc. Methods and systems for providing reconfigurable and recoverable computing resources
US7890684B2 (en) * 2006-08-31 2011-02-15 Standard Microsystems Corporation Two-cycle return path clocking
US7986718B2 (en) * 2006-09-15 2011-07-26 Itron, Inc. Discovery phase in a frequency hopping network
US8213706B2 (en) * 2008-04-22 2012-07-03 Honeywell International Inc. Method and system for real-time visual odometry
US8090984B2 (en) * 2008-12-10 2012-01-03 Freescale Semiconductor, Inc. Error detection and communication of an error location in multi-processor data processing system having processors operating in Lockstep
US8880473B1 (en) 2008-12-15 2014-11-04 Open Invention Network, Llc Method and system for providing storage checkpointing to a group of independent computer applications
JP2010198131A (en) * 2009-02-23 2010-09-09 Renesas Electronics Corp Processor system and operation mode switching method for processor system
US7979746B2 (en) * 2009-04-27 2011-07-12 Honeywell International Inc. Dual-dual lockstep processor assemblies and modules
US8156371B2 (en) * 2009-06-16 2012-04-10 Honeywell International Inc. Clock and reset synchronization of high-integrity lockstep self-checking pairs
US8484508B2 (en) * 2010-01-14 2013-07-09 Arm Limited Data processing apparatus and method for providing fault tolerance when executing a sequence of data processing operations
US8812907B1 (en) 2010-07-19 2014-08-19 Marathon Technologies Corporation Fault tolerant computing systems using checkpoints
US8479042B1 (en) * 2010-11-01 2013-07-02 Xilinx, Inc. Transaction-level lockstep
US9208036B2 (en) * 2011-04-19 2015-12-08 Freescale Semiconductor, Inc. Dynamic lockstep cache memory replacement logic
US9158610B2 (en) * 2011-08-04 2015-10-13 Microsoft Technology Licensing, Llc. Fault tolerance for tasks using stages to manage dependencies
JP6098778B2 (en) * 2012-03-29 2017-03-22 日本電気株式会社 Redundant system, redundancy method, redundancy system availability improving method, and program
US9342358B2 (en) 2012-09-14 2016-05-17 General Electric Company System and method for synchronizing processor instruction execution
US9256426B2 (en) 2012-09-14 2016-02-09 General Electric Company Controlling total number of instructions executed to a desired number after iterations of monitoring for successively less number of instructions until a predetermined time period elapse
US9021313B2 (en) 2012-11-21 2015-04-28 Microsoft Technology Licensing, Llc Priority-assignment interface to enhance approximate computing
US9251002B2 (en) 2013-01-15 2016-02-02 Stratus Technologies Bermuda Ltd. System and method for writing checkpointing data
US9769058B2 (en) * 2013-05-17 2017-09-19 Ciena Corporation Resilient dual-homed data network hand-off
JP5772911B2 (en) * 2013-09-27 2015-09-02 日本電気株式会社 Fault tolerant system
WO2015102875A1 (en) 2013-12-30 2015-07-09 Stratus Technologies Bermuda Ltd. Checkpointing systems and methods of using data forwarding
EP3090344B1 (en) 2013-12-30 2018-07-18 Stratus Technologies Bermuda Ltd. Dynamic checkpointing systems and methods
EP3090345B1 (en) 2013-12-30 2017-11-08 Stratus Technologies Bermuda Ltd. Method of delaying checkpoints by inspecting network packets
EP3218826A4 (en) 2014-11-13 2018-04-11 Virtual Software Systems, Inc. System for cross-host, multi-thread session alignment
KR20170094911A (en) * 2016-02-12 2017-08-22 삼성전자주식회사 Method for operating semiconductor device and semiconductor system
JP6554048B2 (en) * 2016-02-29 2019-07-31 株式会社日立製作所 Display device
US11469006B2 (en) 2016-08-04 2022-10-11 Dominion Engineering, Inc. Suppression of radionuclide deposition on nuclear power plant components
JP6786448B2 (en) * 2017-06-28 2020-11-18 ルネサスエレクトロニクス株式会社 Semiconductor device
KR101977172B1 (en) * 2017-07-04 2019-05-10 주식회사 한화 Apparatus and Method for executing lockstep based redundant logic
EP3428748B1 (en) * 2017-07-13 2020-08-26 Siemens Aktiengesellschaft Method and assembly for operating two redundant systems
CN110719586B (en) * 2018-07-13 2022-06-03 成都鼎桥通信技术有限公司 Service establishing method, device and server
US11327858B2 (en) * 2020-08-11 2022-05-10 Seagate Technology Llc Preserving data integrity during controller failure
US20240118901A1 (en) * 2022-10-07 2024-04-11 Xilinx, Inc. Switching between redundant and non-redundant modes of software execution

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0286856A1 (en) * 1987-04-16 1988-10-19 BBC Brown Boveri AG Fault-tolerant computer arrangement
EP0372580A2 (en) * 1987-11-09 1990-06-13 Tandem Computers Incorporated Synchronization of fault-tolerant computer system having multiple processors
EP0411805A2 (en) * 1989-08-01 1991-02-06 Digital Equipment Corporation Bulk memory transfer during resync
WO1993009494A1 (en) * 1991-10-28 1993-05-13 Digital Equipment Corporation Fault-tolerant computer processing using a shadow virtual processor
US5226152A (en) * 1990-12-07 1993-07-06 Motorola, Inc. Functional lockstep arrangement for redundant processors
US5600784A (en) * 1993-12-01 1997-02-04 Marathon Technologies Corporation Fault resilient/fault tolerant computing

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4634110A (en) 1983-07-28 1987-01-06 Harris Corporation Fault detection and redundancy management system
US4531185A (en) 1983-08-31 1985-07-23 International Business Machines Corporation Centralized synchronization of clocks
US4805107A (en) 1987-04-15 1989-02-14 Allied-Signal Inc. Task scheduler for a fault tolerant multiple node processing system
EP0306211A3 (en) 1987-09-04 1990-09-26 Digital Equipment Corporation Synchronized twin computer system
US4907228A (en) 1987-09-04 1990-03-06 Digital Equipment Corporation Dual-rail processor with error checking at single rail interfaces
US4937741A (en) 1988-04-28 1990-06-26 The Charles Stark Draper Laboratory, Inc. Synchronization of fault-tolerant parallel processing systems
US4965717A (en) 1988-12-09 1990-10-23 Tandem Computers Incorporated Multiple processor system having shared memory with private-write capability
DE69010106T2 (en) 1989-07-25 1994-10-13 Mobil Oil Corp Method and device for detecting changes in the liquid level in a storage container.
US5295258A (en) 1989-12-22 1994-03-15 Tandem Computers Incorporated Fault-tolerant computer system with online recovery and reintegration of redundant components
US5838894A (en) 1992-12-17 1998-11-17 Tandem Computers Incorporated Logical, fail-functional, dual central processor units formed from three processor units
US5751932A (en) * 1992-12-17 1998-05-12 Tandem Computers Incorporated Fail-fast, fail-functional, fault-tolerant multiprocessor system
DE69429061T2 (en) * 1993-10-29 2002-07-18 Advanced Micro Devices, Inc. Superskalarmikroprozessoren
US5725523A (en) 1996-03-29 1998-03-10 Mueller; Richard L. Lateral-and posterior-aspect method and apparatus for laser-assisted transmyocardial revascularization and other surgical applications
EP1029267B1 (en) 1997-11-14 2002-03-27 Marathon Technologies Corporation Method for maintaining the synchronized execution in fault resilient/fault tolerant computer systems

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0286856A1 (en) * 1987-04-16 1988-10-19 BBC Brown Boveri AG Fault-tolerant computer arrangement
EP0372580A2 (en) * 1987-11-09 1990-06-13 Tandem Computers Incorporated Synchronization of fault-tolerant computer system having multiple processors
EP0411805A2 (en) * 1989-08-01 1991-02-06 Digital Equipment Corporation Bulk memory transfer during resync
US5226152A (en) * 1990-12-07 1993-07-06 Motorola, Inc. Functional lockstep arrangement for redundant processors
WO1993009494A1 (en) * 1991-10-28 1993-05-13 Digital Equipment Corporation Fault-tolerant computer processing using a shadow virtual processor
US5600784A (en) * 1993-12-01 1997-02-04 Marathon Technologies Corporation Fault resilient/fault tolerant computing

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106796541B (en) * 2015-03-20 2021-03-09 瑞萨电子株式会社 Data processing apparatus

Also Published As

Publication number Publication date
DE69804489D1 (en) 2002-05-02
US20020026604A1 (en) 2002-02-28
US6279119B1 (en) 2001-08-21
EP1029267B1 (en) 2002-03-27
ATE215244T1 (en) 2002-04-15
AU1524999A (en) 1999-06-07
AU753120B2 (en) 2002-10-10
WO1999026133A2 (en) 1999-05-27
CA2309926A1 (en) 1999-05-27
US6473869B2 (en) 2002-10-29
EP1029267A2 (en) 2000-08-23
JP2001523855A (en) 2001-11-27
DE69804489T2 (en) 2002-11-14

Similar Documents

Publication Publication Date Title
ATE215244T1 (en) METHOD FOR MAINTAINING SYNCHRONIZED EXECUTION IN ERROR-RELIABLE/FAULT-TOLERANT COMPUTER SYSTEMS
CA2434494A1 (en) Fault-tolerant computer system, re-synchronization method thereof and re-synchronization program thereof
WO2002084488A3 (en) An apparatus and method for two computing elements in a fault-tolerant server to execute instructions in lockstep
EP0372580A3 (en) Synchronization of fault-tolerant computer system having multiple processors
AU4309801A (en) Continuous flow checkpointing data processing
ATE206539T1 (en) LOOSELY COUPLED, SYNCHRONIZED VERSION
EP0373523A3 (en) Methods and circuits for synchronizing signals in a modular redundant fault tolerant computer system
AU2002315154A1 (en) Fault tolerance using logical checkpointing in computing systems
WO1999038086A3 (en) Bus bridge architecture for a data processing system
TW343304B (en) Host switching
DE69311797D1 (en) FAULT-TOLERANT COMPUTER SYSTEM WITH DEVICE FOR PROCESSING EXTERNAL EVENTS
EP0992901A3 (en) Enhanced two phase commit protocol
WO1993009492A3 (en) Out of order job processing method and apparatus
DK0543821T3 (en) Device for functional monitoring of external synchronization components in a multi-computer system
EP1496434A3 (en) Fault resilient/fault tolerant computing
Cmelik et al. Fault Tolerant Concurrent C: A tool for writing fault tolerant distributed programs
WO2004034260A3 (en) Method and circuit arrangement for synchronization of synchronously or asynchronously clocked processing units
WO1997022054A3 (en) Processor redundancy in a distributed system
EP0359233A3 (en) Computer system and method for changing operation speed of system bus
DE50210397D1 (en) Synchronization procedure for a high-availability automation system
CA2411788A1 (en) Device and method for synchronising a system of coupled data processing facilities
TW200725243A (en) System power status reset processing method and system after power recovery of computer platform
EP1669881A3 (en) Computer system, fault tolerant system using the same and operation control method and program thereof
Zemany Applications for faster reliability and readiness analysis of complex reconfigurable fault tolerant system
Karri et al. A framework for fault-tolerant microarchitecture synthesis

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AU CA JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

AK Designated states

Kind code of ref document: A3

Designated state(s): AU CA JP

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
ENP Entry into the national phase

Ref document number: 2309926

Country of ref document: CA

Ref country code: CA

Ref document number: 2309926

Kind code of ref document: A

Format of ref document f/p: F

WWE Wipo information: entry into national phase

Ref document number: 15249/99

Country of ref document: AU

ENP Entry into the national phase

Ref country code: JP

Ref document number: 2000 521434

Kind code of ref document: A

Format of ref document f/p: F

WWE Wipo information: entry into national phase

Ref document number: 1998959455

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1998959455

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 1998959455

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 15249/99

Country of ref document: AU