WO1999027689A2 - Demodulation unit and method of demodulating a quadrature signal - Google Patents

Demodulation unit and method of demodulating a quadrature signal Download PDF

Info

Publication number
WO1999027689A2
WO1999027689A2 PCT/IB1998/001808 IB9801808W WO9927689A2 WO 1999027689 A2 WO1999027689 A2 WO 1999027689A2 IB 9801808 W IB9801808 W IB 9801808W WO 9927689 A2 WO9927689 A2 WO 9927689A2
Authority
WO
WIPO (PCT)
Prior art keywords
signal
demodulation unit
quadrature
oscillator
mixer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/IB1998/001808
Other languages
French (fr)
Other versions
WO1999027689A3 (en
Inventor
Gerardus Christiaan Maria Gielis
Rudy Johan Van De Plassche
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Philips AB
Philips Svenska AB
Original Assignee
Koninklijke Philips Electronics NV
Philips AB
Philips Svenska AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV, Philips AB, Philips Svenska AB filed Critical Koninklijke Philips Electronics NV
Priority to EP98951624A priority Critical patent/EP0965208A2/en
Priority to KR1019997006552A priority patent/KR100616264B1/en
Priority to JP52800699A priority patent/JP2001508634A/en
Publication of WO1999027689A2 publication Critical patent/WO1999027689A2/en
Publication of WO1999027689A3 publication Critical patent/WO1999027689A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/18Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/22Demodulator circuits; Receiver circuits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03DDEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D1/00Demodulation of amplitude-modulated oscillations
    • H03D1/22Homodyne or synchrodyne circuits
    • H03D1/2245Homodyne or synchrodyne circuits using two quadrature channels
    • H03D1/2254Homodyne or synchrodyne circuits using two quadrature channels and a phase locked loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03DDEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D3/00Demodulation of angle-, frequency- or phase- modulated oscillations
    • H03D3/02Demodulation of angle-, frequency- or phase- modulated oscillations by detecting phase difference between two signals obtained from input signal
    • H03D3/24Modifications of demodulators to reject or remove amplitude variations by means of locked-in oscillator circuits
    • H03D3/241Modifications of demodulators to reject or remove amplitude variations by means of locked-in oscillator circuits the oscillator being part of a phase locked loop
    • H03D3/245Modifications of demodulators to reject or remove amplitude variations by means of locked-in oscillator circuits the oscillator being part of a phase locked loop using at least twophase detectors in the loop
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/18Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/22Demodulator circuits; Receiver circuits
    • H04L27/233Demodulator circuits; Receiver circuits using non-coherent demodulation
    • H04L27/2332Demodulator circuits; Receiver circuits using non-coherent demodulation using a non-coherent carrier
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0024Carrier regulation at the receiver end
    • H04L2027/0026Correction of carrier offset
    • H04L2027/003Correction of carrier offset at baseband only
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0044Control loops for carrier regulation
    • H04L2027/0053Closed loops
    • H04L2027/0057Closed loops quadrature phase
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0044Control loops for carrier regulation
    • H04L2027/0063Elements of loops
    • H04L2027/0069Loop filters

Definitions

  • the invention relates to a demodulation unit for demodulating a quadrature input signal having at least two components, comprising a controlled oscillator for supplying a quadrature oscillator signal in dependence upon a control signal, and a mixer for mixing the quadrature input signal with the quadrature oscillator signal from the controlled oscillator and for supplying at least two mixed components, the mixer and the oscillator being incorporated in a PLL.
  • the invention also relates to a divider and a mixer for use in such a demodulation unit and to a receiver provided with such a demodulation unit.
  • the invention further relates to a method of demodulating a quadrature input signal having at least two components, wherein a quadrature oscillator signal is supplied in dependence upon a control signal and the quadrature input signal is mixed with the quadrature oscillator signal, and wherein at least two mixed components are supplied.
  • Such a demodulation unit and method may be used for, for example demodulating both AM and FM-modulated signals for radio, television, and communication receivers, etc. , and for, for example "zero-IF" generation for QAM/QPSK signals and VSB signals, in which the PLL then comprises, for example, a COSTAS loop.
  • a quadrature signal is also understood to be a real signal, which is a simplification of the signal to one of the two axes (X,Y) of the quadrature signal, in which both components are either equal or one of the components is zero.
  • a demodulation unit of this type is known from European patent application EP-A 0 579 100.
  • This application describes a demodulation unit which comprises a PLL with a quadrature mixer and a controlled oscillator. This demodulation unit is intended to regain the phase and amplitude information of the carrier from the incoming signal.
  • a drawback of such a demodulation unit is that it is not very well possible to demodulate both FM and AM signals without taking extra measures as regards filtering, etc.
  • Such a demodulation unit may also have acquisition problems, inter alia, due to amplitude variations.
  • an extra bandpass filter and a limiter will have to be used for generating the carrier signal by means of the PLL.
  • the lock-in range of the PLL will vary.
  • an amplitude variation of the control signal results in phase modulation of the carrier signal, which will distort the demodulated output signal.
  • the amplitude variation of the input signal will result in a distortion of the demodulated output signal.
  • the limiter and filtering function must be incorporated in the carrier-generating circuit for demodulating AM signals.
  • the limiter precedes the PLL so as to eliminate unwanted amplitude variations.
  • a demodulation unit is characterized in that the PLL also comprises a divider for dividing the at least two mixed components by each other and for supplying the output signal as a control signal to the oscillator, and a filtering unit for filtering one or more components and/or signals.
  • the invention may be used in both digital and analog complex demodulation units.
  • the divider may be implemented as a linear CORDIC preventing a division by zero.
  • the mixer may be implemented as a circular CORDIC.
  • a CORDIC CO-ordinate Rotation Digital Computer
  • PPN 13.500 United States patent US-A 5,230,011
  • PPN 15.428 United States patent application no. 08/704200
  • each mixed component is separately filtered for filtering the sum frequency(ies) which have been added by mixing for the case where the input signals are real signals. If the input signals are complex signals, but not ideal signals, the components should also be filtered before the division takes place. Furthermore, the filters have the customary loop filter function of a PLL.
  • a receiver comprises such a demodulation unit.
  • a method according to the invention is characterized by dividing the at least two mixed components by each other and supplying the output signal as a control signal for generating the oscillator signal, and by filtering one or more components and/or signals.
  • the different functions may be incorporated in a CPU, wherein the division in the control loop prevents amplitude variations of the input signal from influencing the demodulated signal.
  • Fig. 1 is a block diagram of an embodiment of a demodulation unit according to the invention.
  • Fig. 2 is a block diagram of an embodiment of a mixer according to the invention.
  • Fig. 1 is a block diagram of an embodiment of a demodulation unit DEM according to the invention.
  • Inputs I, and I 2 of the demodulation unit receive a complex input signal S, which consists of the components S,, and S l2 . These components are applied to a mixer M. In this mixer, these components are mixed with components S vl and S v2 of a quadrature oscillator signal S v from a controlled oscillator V.
  • Outputs of the mixer M supply mixed components S ml and S- ⁇ , which outputs are coupled to outputs O, and O 2 for supplying output signals S 0l and S o2 (for example, complex AM signals) and, in this embodiment, are coupled via low-pass filters L, and L 2 to a divider DEL for dividing the two filtered mixed components S d l and S d2 by each other.
  • mixed components S ml and S- ⁇ which outputs are coupled to outputs O, and O 2 for supplying output signals S 0l and S o2 (for example, complex AM signals) and, in this embodiment, are coupled via low-pass filters L, and L 2 to a divider DEL for dividing the two filtered mixed components S d l and S d2 by each other.
  • the output signal of the divider S e is coupled to the controlled oscillator V.
  • the output of the divider is also coupled to a third output O 3 of the demodulation unit 5 DEM for supplying an output signal S o3 (for example, an FM signal).
  • the mixer M, the low-pass filters L, and L 2 , the divider DEL and the controlled oscillator V jointly constitute a PLL P.
  • the inputs I, and I 2 of the demodulation unit DEM receive complex input signals from, for example a complex input filter (not shown) as described in, for example United States patent application no. 10 08/52704 (PHN 15.001) which is herein incorporated by reference.
  • the mixer M is a complex mixer and may be, for example a circular CORDIC as described in United States patent US-A 5,230,011 (PHN 13.500) and United States patent application no. 08/704200 (PHN 15.428), both of which are herein incorporated by reference.
  • 15 Fig. 2 shows an embodiment of the mixer M in greater detail.
  • the mixer M comprises multipliers VER and adders OPT.
  • the input signals S dislike and S, 2 are mixed with the oscillator signals S v l and S 2 from the controlled oscillator V (see Fig. 1).
  • the signals S ml and S ⁇ 2 are then obtained: i ⁇ °ml — ⁇ il ' l ° ⁇ 2 °v2
  • the mixer M is used, inter alia, for shifting the frequency, for example to 30 the baseband. This is achieved by mixing the components S,, and S, 2 of the input signal S, with the components S vl and S v2 of the oscillator signal S v from the controlled oscillator V.
  • the signals S ml and S ⁇ are subsequently filtered by means of the low-pass filters L, and U, (see Fig. 1).
  • the low-pass filters By incorporating the low-pass filters in the two signal paths, it will be possible to separately filter each mixed component for filtering the sum frequency(ies) which have been added by mixing for the case where the input signals are real signals. If the input signals are complex signals, but not ideal signals, the components should also be filtered before the division takes place.
  • the filters have the customary loop filter function of a PLL.
  • the inputs of the divider D convey the signals S d , and S d2 .
  • the signal S del is obtained.
  • the signal S d is applied to the controlled oscillator V and will be further available at the output 03 as signal S o3 (for example, an FM signal).
  • the signals S l2 , S ml , S dI and S vl represent the cos-component (in-phase component) of the relevant complex signal, and the signals S,,, S ⁇ , S d2 and S v2 represent the sin-component (quadrature component) of the relevant complex signal.
  • amplitude variations of the input signal S are prevented from influencing the control signal (S d ) of the PLL and, hence, the lock-in range of the PLL.
  • the demodulation unit DEM according to the invention may be used in radio, television and communication receivers, etc.
  • the demodulation unit may be used in, for example a receiver for receiving a modulated carrier with asymmetrical side bands (PHN 16.471), a receiver for receiving multistandard signals (PHN 16.489), etc.
  • the divider DEL may also be implemented with, for example a linear CORDIC providing also a safeguard for division by "0" .
  • the demodulation unit DEM To improve the operation of the demodulation unit DEM and notably the PLL, it is advantageous to incorporate an extra control in the control loop, preventing the PLL from "jumping" between 0° and 180°, which impedes the lock-in.
  • the output signal S del of the divider DEL is applied to the oscillator V via a multiplexer.
  • the output of the multiplexer is fed back via a flipflop to a second input of the multiplexer.
  • the sign bit of the signal S d2 (the msb bit in a two's complement) is applied to the control input of the multiplexer, so that the multiplexer applies the signal S de , to the oscillator V in the case of a positive signal S d2 and applies the signal stored in the flipflop to the oscillator in the case of a negative signal S d2 . Consequently, the PLL will lock in much better and synchronize to, for example the zero-crossing of the tan function. It is of course also possible to apply the signal S del in an unchanged form to the oscillator at a negative signal S d2 , and to apply the signal stored in the flipflop at a positive signal S d2 .
  • a demodulation unit a divider and a mixer, a receiver, and a method according to the invention may be adapted in any way within the protective scope of the present invention.
  • the invention provides the possibility of improving the operation of the demodulation unit and simultaneously simplifying the demodulation unit and the PLL. This is achieved by incorporating a divider in the PLL, with which variations of the PLL control signal due to amplitude variations of the input signal are prevented.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Superheterodyne Receivers (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Circuits Of Receivers In General (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

To demodulate a quadrature input signal (Si) (for example, frequency shift) a demodulation unit (DEM) is used, comprising a PLL (P) having a complex mixer (M) and a controlled oscillator (V). Normally, a limiter has to be used to keep the loop gain independent of the amplitude of the quadrature input signal. In the PLL, a divider (DEL) is coupled between the mixer (M) and the oscillator (V) to divide the two mixed components (Sm1, Sm2) of the quadrature signal supplied by the mixer.

Description

Demodulation unit and method of demodulating a quadrature signal
Description
The invention relates to a demodulation unit for demodulating a quadrature input signal having at least two components, comprising a controlled oscillator for supplying a quadrature oscillator signal in dependence upon a control signal, and a mixer for mixing the quadrature input signal with the quadrature oscillator signal from the controlled oscillator and for supplying at least two mixed components, the mixer and the oscillator being incorporated in a PLL.
The invention also relates to a divider and a mixer for use in such a demodulation unit and to a receiver provided with such a demodulation unit.
The invention further relates to a method of demodulating a quadrature input signal having at least two components, wherein a quadrature oscillator signal is supplied in dependence upon a control signal and the quadrature input signal is mixed with the quadrature oscillator signal, and wherein at least two mixed components are supplied.
Such a demodulation unit and method may be used for, for example demodulating both AM and FM-modulated signals for radio, television, and communication receivers, etc. , and for, for example "zero-IF" generation for QAM/QPSK signals and VSB signals, in which the PLL then comprises, for example, a COSTAS loop.
In addition to a synchronous demodulation function, such a demodulation unit also has a frequency-shift function. In the present invention, a quadrature signal is also understood to be a real signal, which is a simplification of the signal to one of the two axes (X,Y) of the quadrature signal, in which both components are either equal or one of the components is zero.
A demodulation unit of this type is known from European patent application EP-A 0 579 100. This application describes a demodulation unit which comprises a PLL with a quadrature mixer and a controlled oscillator. This demodulation unit is intended to regain the phase and amplitude information of the carrier from the incoming signal.
A drawback of such a demodulation unit is that it is not very well possible to demodulate both FM and AM signals without taking extra measures as regards filtering, etc. Such a demodulation unit may also have acquisition problems, inter alia, due to amplitude variations.
To eliminate amplitude variations of the input signal, an extra bandpass filter and a limiter will have to be used for generating the carrier signal by means of the PLL. When the amplitude of the incoming signal varies, the lock-in range of the PLL will vary. Moreover, an amplitude variation of the control signal results in phase modulation of the carrier signal, which will distort the demodulated output signal.
If the PLL is used as an FM demodulator (for example, for TV sound), the amplitude variation of the input signal will result in a distortion of the demodulated output signal.
In a known digital or analog PLL, the limiter and filtering function must be incorporated in the carrier-generating circuit for demodulating AM signals. When demodulating FM signals, the limiter precedes the PLL so as to eliminate unwanted amplitude variations.
It is an object of the invention to obviate the above-mentioned drawbacks. To this end, a demodulation unit according to the invention is characterized in that the PLL also comprises a divider for dividing the at least two mixed components by each other and for supplying the output signal as a control signal to the oscillator, and a filtering unit for filtering one or more components and/or signals.
By making use of a divider in the PLL for dividing the two components by each other, amplitude variations of the input signal will be prevented from causing demodulation distortion or acquisition problems. By eliminating the amplitude variation, the loop gain and, hence, the lock-in range remain constant. Moreover, by performing the division in the PLL, it is no longer necessary to use a limiter and/or extra filtering function for demodulating AM or FM signals.
The invention may be used in both digital and analog complex demodulation units. In one embodiment, the divider may be implemented as a linear CORDIC preventing a division by zero. In one embodiment, the mixer may be implemented as a circular CORDIC. A CORDIC (CO-ordinate Rotation Digital Computer) is known per se from, for example United States patent US-A 5,230,011 (PHN 13.500) and United States patent application no. 08/704200 (PHN 15.428). In these implementations, a very efficient digital embodiment of a demodulation unit is obtained.
The measures as described in dependent claim 4 have the advantage that each mixed component is separately filtered for filtering the sum frequency(ies) which have been added by mixing for the case where the input signals are real signals. If the input signals are complex signals, but not ideal signals, the components should also be filtered before the division takes place. Furthermore, the filters have the customary loop filter function of a PLL.
According to the invention, a receiver comprises such a demodulation unit. A method according to the invention is characterized by dividing the at least two mixed components by each other and supplying the output signal as a control signal for generating the oscillator signal, and by filtering one or more components and/or signals. In an integrated solution, the different functions may be incorporated in a CPU, wherein the division in the control loop prevents amplitude variations of the input signal from influencing the demodulated signal.
These and other aspects of the invention are apparent from and will be elucidated with reference to the embodiments described hereinafter.
In the drawing:
Fig. 1 is a block diagram of an embodiment of a demodulation unit according to the invention, and
Fig. 2 is a block diagram of an embodiment of a mixer according to the invention.
Fig. 1 is a block diagram of an embodiment of a demodulation unit DEM according to the invention.
Inputs I, and I2 of the demodulation unit receive a complex input signal S, which consists of the components S,, and Sl2. These components are applied to a mixer M. In this mixer, these components are mixed with components Svl and Sv2 of a quadrature oscillator signal Sv from a controlled oscillator V.
Outputs of the mixer M supply mixed components Sml and S-^, which outputs are coupled to outputs O, and O2 for supplying output signals S0l and So2 (for example, complex AM signals) and, in this embodiment, are coupled via low-pass filters L, and L2 to a divider DEL for dividing the two filtered mixed components Sd l and Sd2 by each other.
The output signal of the divider S e, is coupled to the controlled oscillator V. The output of the divider is also coupled to a third output O3 of the demodulation unit 5 DEM for supplying an output signal So3 (for example, an FM signal).
In this embodiment, the mixer M, the low-pass filters L, and L2, the divider DEL and the controlled oscillator V jointly constitute a PLL P. The inputs I, and I2 of the demodulation unit DEM receive complex input signals from, for example a complex input filter (not shown) as described in, for example United States patent application no. 10 08/52704 (PHN 15.001) which is herein incorporated by reference.
In this embodiment, the mixer M is a complex mixer and may be, for example a circular CORDIC as described in United States patent US-A 5,230,011 (PHN 13.500) and United States patent application no. 08/704200 (PHN 15.428), both of which are herein incorporated by reference. 15 Fig. 2 shows an embodiment of the mixer M in greater detail. In this embodiment, the mixer M comprises multipliers VER and adders OPT.
In the mixer M, the input signals S„ and S,2 are mixed with the oscillator signals Sv l and S 2 from the controlled oscillator V (see Fig. 1). The signals Sml and Sι 2 are then obtained: °ml ^il ' l °ι2 °v2
C _ C *C i c *c
°m2 °ι2 °\ 1 ~ °ιl °v2
If S,ι = sin , Sl2 = cosα and Svl = cosβ, Sv2 = sinβ, this yields
Sml = sinαcosβ - cosα:sinβ = sin(α-β) 25 S,^ = cosαcosβ + sinojsinβ = cos( -β)
For a real input signal S, and hence S,, = S,2, the above-mentioned formulas thus yield both the difference and the sum frequency.
The mixer M is used, inter alia, for shifting the frequency, for example to 30 the baseband. This is achieved by mixing the components S,, and S,2 of the input signal S, with the components Svl and Sv2 of the oscillator signal Sv from the controlled oscillator V.
For demodulating AM signals, no separate circuits for generating the carrier and demodulating the signal are required in the demodulation unit according to the invention. In an embodiment of the mixer as a circular CORDIC, these functions are interwoven because the multipliers for the demodulation function are also product detectors for the PLL. For example, AM signals are supplied at the outputs O, and O2 of the demodulation unit DEM (see Fig. 1.).
The signals Sml and S^ are subsequently filtered by means of the low-pass filters L, and U, (see Fig. 1).
By incorporating the low-pass filters in the two signal paths, it will be possible to separately filter each mixed component for filtering the sum frequency(ies) which have been added by mixing for the case where the input signals are real signals. If the input signals are complex signals, but not ideal signals, the components should also be filtered before the division takes place.
Furthermore, the filters have the customary loop filter function of a PLL.
In this embodiment, the inputs of the divider D convey the signals Sd, and Sd2. After division, the signal Sdel is obtained. The signal Sd is applied to the controlled oscillator V and will be further available at the output 03 as signal So3 (for example, an FM signal).
The signals Sl2, Sml, SdI and Svl represent the cos-component (in-phase component) of the relevant complex signal, and the signals S,,, S^, Sd2 and Sv2 represent the sin-component (quadrature component) of the relevant complex signal.
By incorporating the divider DEL in the PLL, amplitude variations of the input signal S, are prevented from influencing the control signal (Sd ) of the PLL and, hence, the lock-in range of the PLL.
The demodulation unit DEM according to the invention may be used in radio, television and communication receivers, etc. The demodulation unit may be used in, for example a receiver for receiving a modulated carrier with asymmetrical side bands (PHN 16.471), a receiver for receiving multistandard signals (PHN 16.489), etc.
The divider DEL may also be implemented with, for example a linear CORDIC providing also a safeguard for division by "0" .
To improve the operation of the demodulation unit DEM and notably the PLL, it is advantageous to incorporate an extra control in the control loop, preventing the PLL from "jumping" between 0° and 180°, which impedes the lock-in. In this case, the output signal Sdel of the divider DEL is applied to the oscillator V via a multiplexer. The output of the multiplexer is fed back via a flipflop to a second input of the multiplexer.
In this embodiment, the sign bit of the signal Sd2 (the msb bit in a two's complement) is applied to the control input of the multiplexer, so that the multiplexer applies the signal Sde, to the oscillator V in the case of a positive signal Sd2 and applies the signal stored in the flipflop to the oscillator in the case of a negative signal Sd2. Consequently, the PLL will lock in much better and synchronize to, for example the zero-crossing of the tan function. It is of course also possible to apply the signal Sdel in an unchanged form to the oscillator at a negative signal Sd2, and to apply the signal stored in the flipflop at a positive signal Sd2.
It will be evident that a demodulation unit, a divider and a mixer, a receiver, and a method according to the invention may be adapted in any way within the protective scope of the present invention.
Reference numerals in the claims should not be construed as limiting these claims.
Instead of the hardware embodiment shown, it is also possible to incorporate the different functions in a CPU. The functions are then software-controlled. The invention provides the possibility of improving the operation of the demodulation unit and simultaneously simplifying the demodulation unit and the PLL. This is achieved by incorporating a divider in the PLL, with which variations of the PLL control signal due to amplitude variations of the input signal are prevented.

Claims

Claims
1. A demodulation unit for demodulating a quadrature input signal having at least two components, comprising a controlled oscillator for supplying a quadrature oscillator signal in dependence upon a control signal, and a mixer for mixing the quadrature input signal with the quadrature oscillator signal from the controlled oscillator, and for supplying at least two mixed components, the mixer and the oscillator being incorporated in a PLL, characterized in that the PLL also comprises a divider for dividing the at least two mixed components by each other and for supplying the output signal as a control signal to the oscillator, and a filtering unit for filtering one or more components and/or signals.
2. A demodulation unit as claimed in claim 1, characterized in that the divider comprises a linear CORDIC.
3. A demodulation unit as claimed in claim 1 , characterized in that the mixer comprises a circular CORDIC.
4. A demodulation unit as claimed in claim 1, characterized in that the filtering unit comprises a first and a second low-pass filter (L, , L2) which are coupled between the mixer and the divider.
5. A demodulation unit as claimed in claim 1, characterized in that the PLL incorporates a multiplexer and a flipflop for applying only the output signal of the divider to the controlled oscillator in the case of either a positive or a negative value of a mixed component received at one of the inputs of the divider, whereas in the other case, the value stored in the flipflop is supplied.
6. A divider for use in a demodulation unit, characterized in that the divider is adapted to divide at least two mixed components by each other and to supply the output signal as a control signal.
7. A mixer for use in a demodulation unit, characterized in that the mixer is adapted to mix a quadrature input signal with a quadrature oscillator signal and to supply at least two mixed components.
8. A receiver comprising a tuner for convening a signal to be received into a signal to be demodulated, and a complex input filter for converting the signal to be demodulated into a quadrature signal to be demodulated, characterized in that the receiver comprises a demodulation unit as claimed in claim 1.
9. A method of demodulating a quadrature input signal having at least two components, wherein a quadrature oscillator signal is supplied in dependence upon a control signal, and the quadrature input signal is mixed with the quadrature oscillator signal, and wherein at least two mixed components are supplied, characterized in that the method further comprises the steps of dividing the at least two mixed components by each other and supplying the output signal as a control signal for generating the oscillator signal, and filtering one or more components and/or signals.
PCT/IB1998/001808 1997-11-21 1998-11-13 Demodulation unit and method of demodulating a quadrature signal Ceased WO1999027689A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP98951624A EP0965208A2 (en) 1997-11-21 1998-11-13 Demodulation unit and method of demodulating a quadrature signal
KR1019997006552A KR100616264B1 (en) 1997-11-21 1998-11-13 Demodulation Method and Demodulation Unit of Orthogonal Signal
JP52800699A JP2001508634A (en) 1997-11-21 1998-11-13 Demodulation unit and method for demodulating quadrature signals

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP97203648 1997-11-21
EP97203648.7 1997-11-21

Publications (2)

Publication Number Publication Date
WO1999027689A2 true WO1999027689A2 (en) 1999-06-03
WO1999027689A3 WO1999027689A3 (en) 1999-08-12

Family

ID=8228955

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB1998/001808 Ceased WO1999027689A2 (en) 1997-11-21 1998-11-13 Demodulation unit and method of demodulating a quadrature signal

Country Status (5)

Country Link
US (1) US6175269B1 (en)
EP (1) EP0965208A2 (en)
JP (1) JP2001508634A (en)
KR (1) KR100616264B1 (en)
WO (1) WO1999027689A2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2168869C1 (en) * 2000-02-09 2001-06-10 Государственное конструкторское бюро аппаратно-программных систем "Связь" Method of demodulation of signals with relative phase-shift keying and device for realization
US7333554B2 (en) 2000-03-21 2008-02-19 Nxp B.V. Communication system with frequency modulation and a single local oscillator
RU2435323C2 (en) * 2010-01-11 2011-11-27 Государственное образовательное учреждение высшего профессионального образования "Тамбовский государственный технический университет" (ГОУ ВПО ТГТУ) Method to transfer information by means of noise-like signals

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7031992B2 (en) * 2000-09-08 2006-04-18 Quartics, Inc. Hardware function generator support in a DSP
US20030220086A1 (en) * 2002-05-23 2003-11-27 Icefyre Semiconductor Corporation Oscillator frequency offsets
US7542100B2 (en) * 2004-04-30 2009-06-02 Telegent Systems, Inc. Video receiver with adaptive image rejection
US7508451B2 (en) * 2004-04-30 2009-03-24 Telegent Systems, Inc. Phase-noise mitigation in an integrated analog video receiver
US7856464B2 (en) * 2006-02-16 2010-12-21 Sigmatel, Inc. Decimation filter
US7453288B2 (en) * 2006-02-16 2008-11-18 Sigmatel, Inc. Clock translator and parallel to serial converter
US7724861B2 (en) * 2006-03-22 2010-05-25 Sigmatel, Inc. Sample rate converter
US7577419B2 (en) * 2006-12-19 2009-08-18 Sigmatel, Inc. Digital mixer system and method
US7831001B2 (en) * 2006-12-19 2010-11-09 Sigmatel, Inc. Digital audio processing system and method
US7792220B2 (en) * 2006-12-19 2010-09-07 Sigmatel, Inc. Demodulator system and method
US7729461B2 (en) * 2006-12-22 2010-06-01 Sigmatel, Inc. System and method of signal processing
US8140039B2 (en) * 2007-09-10 2012-03-20 The Hong Kong University Of Science And Technology Quadrature-input quadrature-output divider and phase locked loop frequency synthesizer or single side band mixer

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0305604B1 (en) * 1987-09-03 1992-06-03 Koninklijke Philips Electronics N.V. Receiver comprising parallel signal paths
NL9002489A (en) * 1990-11-15 1992-06-01 Philips Nv RECEIVER.
GB9116051D0 (en) * 1991-07-24 1991-09-11 Phase Track Limited Am receiver system
DE4223121A1 (en) * 1992-07-14 1994-01-20 Deutsche Aerospace Method for carrier recovery in the demodulation of digitally modulated signals and arrangements for carrying out the method
US5696797A (en) * 1994-07-22 1997-12-09 Motorola, Inc. Demodulator with baseband doppler shift compensation and method
WO1996008078A1 (en) 1994-09-02 1996-03-14 Philips Electronics N.V. Receiver with quadrature decimation stage, method of processing digital signals

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2168869C1 (en) * 2000-02-09 2001-06-10 Государственное конструкторское бюро аппаратно-программных систем "Связь" Method of demodulation of signals with relative phase-shift keying and device for realization
US7333554B2 (en) 2000-03-21 2008-02-19 Nxp B.V. Communication system with frequency modulation and a single local oscillator
RU2435323C2 (en) * 2010-01-11 2011-11-27 Государственное образовательное учреждение высшего профессионального образования "Тамбовский государственный технический университет" (ГОУ ВПО ТГТУ) Method to transfer information by means of noise-like signals

Also Published As

Publication number Publication date
KR100616264B1 (en) 2006-08-28
WO1999027689A3 (en) 1999-08-12
EP0965208A2 (en) 1999-12-22
KR20000070321A (en) 2000-11-25
US6175269B1 (en) 2001-01-16
JP2001508634A (en) 2001-06-26

Similar Documents

Publication Publication Date Title
KR960015838B1 (en) Receiver adaptively operable for multiple transmission system
JP3647894B2 (en) Intermediate frequency FM receiver using analog oversampling to increase signal bandwidth
US5440587A (en) Demodulator for digitally modulated wave
US6175269B1 (en) Demodulation unit and method of demodulating a quadrature
US5065107A (en) Phase-locked loop bandwidth switching demodulator for suppressed carrier signals
EP0570216B1 (en) Carrier recovery processor for a QAM television signal
WO1990005415A1 (en) Method and apparatus for decoding a quadrature modulated signal
CA1238370A (en) Receiver unit in radio communication system
EP0595827B1 (en) Clock signal generator for a digital television receiver
JP2001136223A (en) Demodulator and demodulating method
US5644606A (en) Receiver with two synchronization loops
US5371902A (en) Method and apparatus for recovering baseband signals from in-phase and quadrature-phase signal components having phase error therebetween
CA2284948C (en) Complex phase-locked loop demodulator for low-if and zero-if radio receivers
JP2910695B2 (en) Costas loop carrier recovery circuit
JPH07143199A (en) Digital signal demodulator
EP0939526A2 (en) Carrier recovery for MPSK signals
CA2011264C (en) Phase-locked loop bandwidth switching demodulator for suppressed carrier signals
KR100195710B1 (en) VSB, QAM, and NTSC Signal Demodulators
JPH06253226A (en) Receiver in common use for digital and analog signal
JPH0774791A (en) Digital signal demodulator
JPS61177054A (en) Receiving circuit of phase modulating signal
CA2262941A1 (en) Demodulator with digital circuit for recovering carrier and rhythm
JPH06104948A (en) Demodulator
HK1002092B (en) Digital broadcast receiver

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWE Wipo information: entry into national phase

Ref document number: 1998951624

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1019997006552

Country of ref document: KR

ENP Entry into the national phase

Ref country code: JP

Ref document number: 1999 528006

Kind code of ref document: A

Format of ref document f/p: F

121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: A3

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWP Wipo information: published in national office

Ref document number: 1998951624

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1019997006552

Country of ref document: KR

WWG Wipo information: grant in national office

Ref document number: 1019997006552

Country of ref document: KR

WWW Wipo information: withdrawn in national office

Ref document number: 1998951624

Country of ref document: EP