WO1999057805A1 - Methods and apparatus for timing recovery of vestigial sideband (vsb) modulated signals - Google Patents

Methods and apparatus for timing recovery of vestigial sideband (vsb) modulated signals Download PDF

Info

Publication number
WO1999057805A1
WO1999057805A1 PCT/IL1999/000234 IL9900234W WO9957805A1 WO 1999057805 A1 WO1999057805 A1 WO 1999057805A1 IL 9900234 W IL9900234 W IL 9900234W WO 9957805 A1 WO9957805 A1 WO 9957805A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
timing
frequency
positive
vsb
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/IL1999/000234
Other languages
French (fr)
Inventor
Oded Melamed
Naftali Sommer
Yigal Bitran
Ofir Shalvi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Israel Cable Broadband Communications Ltd
Original Assignee
Libit Signal Processing Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Libit Signal Processing Ltd filed Critical Libit Signal Processing Ltd
Priority to EP99918254A priority Critical patent/EP1078450A4/en
Priority to AU36261/99A priority patent/AU3626199A/en
Publication of WO1999057805A1 publication Critical patent/WO1999057805A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/02Amplitude-modulated carrier systems, e.g. using on-off keying; Single sideband or vestigial sideband modulation
    • H04L27/06Demodulator circuits; Receiver circuits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03DDEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D1/00Demodulation of amplitude-modulated oscillations
    • H03D1/22Homodyne or synchrodyne circuits
    • H03D1/24Homodyne or synchrodyne circuits for demodulation of signals wherein one sideband or the carrier has been wholly or partially suppressed
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/027Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Definitions

  • the present invention relates to digital signal processing systems in general, and more particularly to methods and apparatus for timing recovery of vestigial sideband (VSB) modulated signals.
  • VSB vestigial sideband
  • VSB receivers utilize a known synchronization (sync) pattern to extract timing information from the VSB signal.
  • sync synchronization
  • the Digital Television Standard Document A/55 published by the American Television Standards Committee (ATSC) defines a 4 symbol sync pattern for every 832 symbols transmitted in a VSB signal.
  • Receivers that utilize such sync patterns such as is described in U.S. Patent No. 5,260,793, typically suffer from a relatively long convergence time as well as convergence to a poor solution where strong and close (less than pattern length) intersymbol interference is present.
  • the present invention seeks to provide methods and apparatus for timing recovery of digital vestigial sideband (VSB) signals that overcomes the disadvantages of the prior art described above.
  • a "blind" approach is employed where a baseband VSB signal is filtered by a band-edge filter. The filter output is then transformed using a non-linear transformation and then filtered using a linear filter. The output is then used as a timing correction signal to a digital resampler and/or to an external clock source. In this manner the energy contained in the sampled received signal is maximized.
  • This approach is more responsive to signal reflections in the channel and has a faster acquisition time than do prior art receivers.
  • apparatus for timing recovery of vestigial sideband (VSB) modulated signals including a narrow band pass filter adapted to receive a baseband VSB signal having a positive-frequency signal edge and provide a portion of the positive-frequency signal edge, and a non-linear transformer adapted to receive the signal portion and provide a timing-retrievable signal adapted for retrieval of timing information therefrom.
  • the apparatus further includes a loop filter adapted to receive the timing-retrievable signal and average the timing-retrievable signal to provide a timing correction signal.
  • the pass band of the band pass filter generally encompasses the positive-frequency signal edge, and the center frequency of the positive-frequency signal edge is included in the signal portion.
  • the signal portion includes a nonzero band of frequencies of the positive-frequency signal edge frequency.
  • the non-linear transformer is adapted to square the signal portion thereby providing a complex signal having a real and an imaginary component and provide the imaginary component as the timing-retrievable signal.
  • a method for timing recovery of vestigial sideband (VSB) modulated signals including filtering a baseband VSB signal having a positive-frequency signal edge to provide a portion of the positive-frequency signal edge, and non-linearly transforming the signal portion to provide a timing-retrievable signal adapted for retrieval of timing information therefrom.
  • VSB vestigial sideband
  • the method further includes averaging the timing-retrievable signal to provide a timing correction signal.
  • the filtering step provides a nonzero band of frequencies of the positive-frequency signal edge frequency included in the signal portion.
  • the transforming step includes squaring the signal portion, thereby providing a complex signal having a real and an imaginary component, and providing the imaginary component as the timing-retrievable signal.
  • Fig. 1 is a simplified graphical illustration of the spectrum of a baseband
  • Fig. 2 is a simplified block diagram of a VSB receiver constructed and operative in accordance with a preferred embodiment of the present invention.
  • Fig. 3 is a simplified block diagram of the VSB receiver timing block of Fig.
  • Fig. 1 is a simplified graphical illustration of the spectrum of a baseband VSB signal useful in understanding the present invention as described hereinbelow.
  • a VSB modulated signal is defined herein as a signal of the
  • v(t) Re(Va n p(t - nT)e J2 ⁇ c ' ⁇ , where a n are the information symbols, p(t) is the n modulation pulse shape, f c is the carrier frequency, T is the symbol period, and Ref ⁇
  • a baseband VSB signal is defined
  • a spectrum S of a baseband VSB signal is shown in Fig. 1, having a positive frequency signal edge 2 and a negative frequency signal edge 4.
  • a negative frequency edge center 6 is defined herein as the signal at a frequency of 0.
  • a positive frequency edge center 8 is defined as the signal
  • frequency edge center 8 are usually the 3DB bandwidth points of the VSB signal.
  • FIG. 2 is a simplified block diagram of a VSB receiver constructed and operative in accordance with a preferred embodiment of the present invention.
  • a VSB modulated signal 10 embodying transmitted data is shown being received by a tuner 12 and down-converted to a signal 12' of an intermediate frequency (IF), preferably a standard IF frequency such as 44 MHz, prior to channel decoding.
  • IF intermediate frequency
  • the down-converted signal 12' is then sampled at an analog-to-digital (A/D) converter 14 to an A/D converted signal 14'.
  • A/D analog-to-digital
  • FPLL 16 frequency-and-phase-locked loop 16 which locks the carrier frequency and phase and produces an I/Q signal 16' typically comprised of both in-phase (I) and quadrature-phase (Q) signal components.
  • FPLL 16 preferably shifts signal 16' in frequency such that the spectrum of signal 16' appears as spectrum S in Fig. 1.
  • FPLL 16 then feeds the I/Q signal 16' to a digital resampler 20 which preferably comprises a digital numerically controlled oscillator (NCO).
  • a timing recovery block 18 then processes a signal 20' output from digital resampler 20 to derive a timing correction signal 18' which may then be fed back to digital resampler 20.
  • Digital resampler 20 may process the I/Q signal 16' received from FPLL 16 using the timing correction signal 18' to derive T-spaced or fractionally sampled signals which are synchronized with the transmitted clock rate embodied in VSB modulated signal 10.
  • the resampled signal is then fed to a VSB detector 24 which derives the data from the signal.
  • FPLL 16 feeds the I/Q signal 16' directly to VSB detector 24, bypassing digital resampler 20.
  • the timing correction signal 18' is then fed to an external clock generator 22 which may be used to drive the A/D converter 14 in synchronicity with the transmitted clock rate.
  • Fig. 3 is a simplified block diagram showing timing recovery block 18 of Fig. 2 in greater detail.
  • Signal 20' shown in Fig. 3 as input signal a(k) and generally designated 26, is a complex signal having a real component, being the in-phase (I) component described hereinabove with reference to Fig. 2, and an imaginary component, being the quadrature-phase (Q) component.
  • Signal 26 is filtered by a narrow band-pass filter 28 centered at a positive-frequency signal edge 30 of signal 26.
  • the pass band of filter 28 generally encompasses positive-frequency signal edge 30, and filter 28 provides a portion of positive-frequency signal edge 30.
  • the signal portion preferably includes the center frequency of edge 30, and most preferably a nonzero band of frequencies of positive-frequency signal edge 30.
  • the output of filter 28, shown in Fig. 3 as signal x(k) is then passed to a non-linear transformer 32 which is preferably a square function that raises to the power of two.
  • the output of transformer 32 when averaged over time, is proportional to the symbol timing offset of the signal 16', and may therefore be used to derive a timing correction signal that may be fed to a digital resampler or an external clock source such as a voltage controlled oscillator (VCXO).
  • VXO voltage controlled oscillator
  • Performance may also be affected by the choice of the band pass filter 28, where the narrower the filter, the less noisy the steady state output but with slower convergence. It is appreciated that the averaging over time of the output of transformer 32 may be accomplished by other known substitutes for loop filter 34 described hereinabove.
  • digital resampler 20 preferably includes a digital numerically controlled oscillator (NCO) that generates the nominal timing instances of the signal and modifies them according to the correction signal z(k).
  • NCO digital numerically controlled oscillator
  • the VCXO is assumed to be nominally tuned to the nominal sampling frequency of the signal.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

Apparatus for timing recovery of vestigial sideband (VSB) modulated signals including a narrow band pass filter (28) adapted to receive a baseband VSB signal (26) having a positive-frequency signal edge (30) and providing a portion of the positive-frequency signal edge (30). A non-linear transformer (32) is adapted to receive the signal portion and provide a timing-retrievable signal to a loop filter (34) which is adapted to receive and average the timing-retrievable signal to provide a timing corrected signal.

Description

METHODS AND APPARATUS FOR TIMING RECOVERY OF VESTIGIAL SIDEBAND (VSB) MODULATED SIGNALS
FIELD OF THE INVENTION
The present invention relates to digital signal processing systems in general, and more particularly to methods and apparatus for timing recovery of vestigial sideband (VSB) modulated signals.
BACKGROUND OF THE INVENTION
The recovery of data from a VSB signal at a receiver requires the implementation of timing recovery for symbol synchronization by which the receiver clock (timebase) is synchronized to the transmitter clock. This permits the received signal to be sampled at the optimum point in time, thus reducing the chance of a slicing error associated with decision-directed processing of received symbol values. Prior-art VSB receivers utilize a known synchronization (sync) pattern to extract timing information from the VSB signal. For example, the Digital Television Standard Document A/55 published by the American Television Standards Committee (ATSC) defines a 4 symbol sync pattern for every 832 symbols transmitted in a VSB signal. Receivers that utilize such sync patterns, such as is described in U.S. Patent No. 5,260,793, typically suffer from a relatively long convergence time as well as convergence to a poor solution where strong and close (less than pattern length) intersymbol interference is present.
The disclosures of all patents, patent applications, and other publications mentioned in this specification and of the patents, patent applications, and other publications cited therein are hereby incorporated by reference.
SUMMARY OF THE INVENTION The present invention seeks to provide methods and apparatus for timing recovery of digital vestigial sideband (VSB) signals that overcomes the disadvantages of the prior art described above. A "blind" approach is employed where a baseband VSB signal is filtered by a band-edge filter. The filter output is then transformed using a non-linear transformation and then filtered using a linear filter. The output is then used as a timing correction signal to a digital resampler and/or to an external clock source. In this manner the energy contained in the sampled received signal is maximized. This approach is more responsive to signal reflections in the channel and has a faster acquisition time than do prior art receivers.
There is thus provided in accordance with a preferred embodiment of the present invention apparatus for timing recovery of vestigial sideband (VSB) modulated signals including a narrow band pass filter adapted to receive a baseband VSB signal having a positive-frequency signal edge and provide a portion of the positive-frequency signal edge, and a non-linear transformer adapted to receive the signal portion and provide a timing-retrievable signal adapted for retrieval of timing information therefrom. Further in accordance with a preferred embodiment of the present invention the apparatus further includes a loop filter adapted to receive the timing-retrievable signal and average the timing-retrievable signal to provide a timing correction signal.
Still further in accordance with a preferred embodiment of the present invention the pass band of the band pass filter generally encompasses the positive-frequency signal edge, and the center frequency of the positive-frequency signal edge is included in the signal portion.
Additionally in accordance with a preferred embodiment of the present invention the signal portion includes a nonzero band of frequencies of the positive-frequency signal edge frequency.
Moreover in accordance with a preferred embodiment of the present invention the non-linear transformer is adapted to square the signal portion thereby providing a complex signal having a real and an imaginary component and provide the imaginary component as the timing-retrievable signal. There is also provided in accordance with a preferred embodiment of the present invention a method for timing recovery of vestigial sideband (VSB) modulated signals, the method including filtering a baseband VSB signal having a positive-frequency signal edge to provide a portion of the positive-frequency signal edge, and non-linearly transforming the signal portion to provide a timing-retrievable signal adapted for retrieval of timing information therefrom.
Further in accordance with a preferred embodiment of the present invention the method further includes averaging the timing-retrievable signal to provide a timing correction signal.
Still further in accordance with a preferred embodiment of the present invention the filtering step provides the center frequency of the positive-frequency signal edge included in the signal portion
Additionally in accordance with a preferred embodiment of the present invention the filtering step provides a nonzero band of frequencies of the positive-frequency signal edge frequency included in the signal portion. Moreover in accordance with a preferred embodiment of the present invention the transforming step includes squaring the signal portion, thereby providing a complex signal having a real and an imaginary component, and providing the imaginary component as the timing-retrievable signal.
BRIEF DESCRIPTION OF THE DRAWINGS
The present invention will be understood and appreciated more fully from the following detailed description taken in conjunction with the appended drawings in which: Fig. 1 is a simplified graphical illustration of the spectrum of a baseband
VSB signal useful in understanding the present invention;
Fig. 2 is a simplified block diagram of a VSB receiver constructed and operative in accordance with a preferred embodiment of the present invention; and
Fig. 3 is a simplified block diagram of the VSB receiver timing block of Fig.
2.
DETAILED DESCRIPTION OF THE PRESENT INVENTION
Reference is now made to Fig. 1 which is a simplified graphical illustration of the spectrum of a baseband VSB signal useful in understanding the present invention as described hereinbelow. A VSB modulated signal is defined herein as a signal of the
form v(t) = Re(Vanp(t - nT)eJ2^c'} , where an are the information symbols, p(t) is the n modulation pulse shape, fc is the carrier frequency, T is the symbol period, and Ref}
represents the real component of a complex number. A baseband VSB signal is defined
herein as a complex signal of the form b(t) = anp(t - nT) . A spectrum S of a baseband VSB signal is shown in Fig. 1, having a positive frequency signal edge 2 and a negative frequency signal edge 4. A negative frequency edge center 6 is defined herein as the signal at a frequency of 0. A positive frequency edge center 8 is defined as the signal
at frequency — . Note that the negative frequency edge center 6 and the positive
frequency edge center 8 are usually the 3DB bandwidth points of the VSB signal.
Reference is now made to Fig. 2 which is a simplified block diagram of a VSB receiver constructed and operative in accordance with a preferred embodiment of the present invention. A VSB modulated signal 10 embodying transmitted data is shown being received by a tuner 12 and down-converted to a signal 12' of an intermediate frequency (IF), preferably a standard IF frequency such as 44 MHz, prior to channel decoding. The down-converted signal 12' is then sampled at an analog-to-digital (A/D) converter 14 to an A/D converted signal 14'. The VSB pilot tone of signal 14' is then detected using a frequency-and-phase-locked loop (FPLL) 16 which locks the carrier frequency and phase and produces an I/Q signal 16' typically comprised of both in-phase (I) and quadrature-phase (Q) signal components. FPLL 16 preferably shifts signal 16' in frequency such that the spectrum of signal 16' appears as spectrum S in Fig. 1.
In one mode of operation FPLL 16 then feeds the I/Q signal 16' to a digital resampler 20 which preferably comprises a digital numerically controlled oscillator (NCO). A timing recovery block 18 then processes a signal 20' output from digital resampler 20 to derive a timing correction signal 18' which may then be fed back to digital resampler 20. Digital resampler 20 may process the I/Q signal 16' received from FPLL 16 using the timing correction signal 18' to derive T-spaced or fractionally sampled signals which are synchronized with the transmitted clock rate embodied in VSB modulated signal 10. The resampled signal is then fed to a VSB detector 24 which derives the data from the signal.
In an additional or alternative mode of operation FPLL 16 feeds the I/Q signal 16' directly to VSB detector 24, bypassing digital resampler 20. The timing correction signal 18' is then fed to an external clock generator 22 which may be used to drive the A/D converter 14 in synchronicity with the transmitted clock rate.
Additional reference is now made to Fig. 3 which is a simplified block diagram showing timing recovery block 18 of Fig. 2 in greater detail. Signal 20' (Fig. 2), shown in Fig. 3 as input signal a(k) and generally designated 26, is a complex signal having a real component, being the in-phase (I) component described hereinabove with reference to Fig. 2, and an imaginary component, being the quadrature-phase (Q) component. Signal 26 is filtered by a narrow band-pass filter 28 centered at a positive-frequency signal edge 30 of signal 26. Preferably, the pass band of filter 28 generally encompasses positive-frequency signal edge 30, and filter 28 provides a portion of positive-frequency signal edge 30. The signal portion preferably includes the center frequency of edge 30, and most preferably a nonzero band of frequencies of positive-frequency signal edge 30. The output of filter 28, shown in Fig. 3 as signal x(k), is then passed to a non-linear transformer 32 which is preferably a square function that raises to the power of two. The output of transformer 32, when averaged over time, is proportional to the symbol timing offset of the signal 16', and may therefore be used to derive a timing correction signal that may be fed to a digital resampler or an external clock source such as a voltage controlled oscillator (VCXO). To derive the timing correction signal the imaginary component output of transformer 32 expressed by the equation y(k) = Im{x(k)2}) is fed to a loop filter 34 which is defined by the following equations: z(k) = d - y(k) + g(k) g(k) = g(k-l) + c -y(k-l) where k is the time index, x(k) is the input to transformer 32, y(k) is the input to the loop filter 34, z(k) is the output of loop filter 34, and c and d are constants. Constants c and d determine the bandwidth and convergence time of the timing loop as is well known in the art for PLLs. Performance may also be affected by the choice of the band pass filter 28, where the narrower the filter, the less noisy the steady state output but with slower convergence. It is appreciated that the averaging over time of the output of transformer 32 may be accomplished by other known substitutes for loop filter 34 described hereinabove.
As was explained above, digital resampler 20 (Fig. 2) preferably includes a digital numerically controlled oscillator (NCO) that generates the nominal timing instances of the signal and modifies them according to the correction signal z(k). If we denote the timing instances by t(n), then: t(n+l) = t(n)+ Tnom + z(k) where Tnom is the nominal time (in samples of the input signal) between output samples. For example, if the input is sampled at 3.4 samples per symbols, and the desired resampler output is 2 samples per symbol, then Tnom = 3.4/2 = 1.7. When used in conjunction with an analog VCXO, the VCXO is assumed to be nominally tuned to the nominal sampling frequency of the signal. The VCXO then changes its frequency relative to the nominal frequency by an amount relative to the correction signal input to the VCXO. If we denote the VCXO output frequency by f(t), then: f(t) = Fnom + u - z(k) where Fnom is the nominal frequency and u is a constant.
While the present invention has been described with reference to a few specific embodiments, the description is intended to be illustrative of the invention as a whole and is not to be construed as limiting the invention to the embodiments shown. It is appreciated that various modifications may occur to those skilled in the art that, while not specifically shown herein, are nevertheless within the true spirit and scope of the invention.

Claims

CLAIMSWhat is claimed is:
1. Apparatus for timing recovery of vestigial sideband (VSB) modulated signals comprising: a narrow band pass filter adapted to receive a baseband VSB signal having a positive-frequency signal edge and provide a portion of the positive-frequency signal edge; and a non-linear transformer adapted to receive said signal portion and provide a timing-retrievable signal adapted for retrieval of timing information therefrom.
2. Apparatus according to claim 1 and further comprising a loop filter adapted to receive said timing-retrievable signal and average said timing-retrievable signal to provide a timing correction signal.
3. Apparatus according to claim 1 wherein the pass band of said band pass filter generally encompasses said positive-frequency signal edge, and wherein the center frequency of said positive-frequency signal edge is included in said signal portion.
4. Apparatus according to claim 3 wherein said signal portion includes a nonzero band of frequencies of said positive-frequency signal edge frequency.
5. Apparatus according to claim 1 wherein said non-linear transformer is adapted to square said signal portion thereby providing a complex signal having a real and an imaginary component and provide said imaginary component as said timing-retrievable signal.
6. A method for timing recovery of vestigial sideband (VSB) modulated signals, the method comprising: filtering a baseband VSB signal having a positive-frequency signal edge to provide a portion of said positive-frequency signal edge; and non-linearly transforming said signal portion to provide a timing-retrievable signal adapted for retrieval of timing information therefrom.
7. A method according to claim 6 and further comprising averaging said timing-retrievable signal to provide a timing correction signal.
8. A method according to claim 6 wherein said filtering step provides the center frequency of said positive-frequency signal edge included in said signal portion
9. A method according to claim 8 wherein said filtering step provides a nonzero band of frequencies of said positive-frequency signal edge frequency included in said signal portion.
10. A method according to claim 6 wherein said transforming step comprises squaring said signal portion, thereby providing a complex signal having a real and an imaginary component, and providing said imaginary component as said timing-retrievable signal.
10
PCT/IL1999/000234 1998-05-04 1999-05-04 Methods and apparatus for timing recovery of vestigial sideband (vsb) modulated signals Ceased WO1999057805A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP99918254A EP1078450A4 (en) 1998-05-04 1999-05-04 Methods and apparatus for timing recovery of vestigial sideband (vsb) modulated signals
AU36261/99A AU3626199A (en) 1998-05-04 1999-05-04 Methods and apparatus for timing recovery of vestigial sideband (vsb) modulated signals

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US8406398P 1998-05-04 1998-05-04
US60/084,063 1998-05-04

Publications (1)

Publication Number Publication Date
WO1999057805A1 true WO1999057805A1 (en) 1999-11-11

Family

ID=22182662

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IL1999/000234 Ceased WO1999057805A1 (en) 1998-05-04 1999-05-04 Methods and apparatus for timing recovery of vestigial sideband (vsb) modulated signals

Country Status (3)

Country Link
EP (1) EP1078450A4 (en)
AU (1) AU3626199A (en)
WO (1) WO1999057805A1 (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4312075A (en) * 1978-07-14 1982-01-19 Fujitsu Limited Timing-phase recovery circuit
US5694419A (en) * 1995-11-07 1997-12-02 Hitachi America, Ltd. Shared resource modulator-demodulator circuits for use with vestigial sideband signals
US5706057A (en) * 1994-03-21 1998-01-06 Rca Thomson Licensing Corporation Phase detector in a carrier recovery network for a vestigial sideband signal
US5712873A (en) * 1996-06-04 1998-01-27 Thomson Consumer Electronics, Inc. Multi-mode equalizer in a digital video signal processing system
US5717715A (en) * 1995-06-07 1998-02-10 Discovision Associates Signal processing apparatus and method

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4312075A (en) * 1978-07-14 1982-01-19 Fujitsu Limited Timing-phase recovery circuit
US5706057A (en) * 1994-03-21 1998-01-06 Rca Thomson Licensing Corporation Phase detector in a carrier recovery network for a vestigial sideband signal
US5717715A (en) * 1995-06-07 1998-02-10 Discovision Associates Signal processing apparatus and method
US5694419A (en) * 1995-11-07 1997-12-02 Hitachi America, Ltd. Shared resource modulator-demodulator circuits for use with vestigial sideband signals
US5712873A (en) * 1996-06-04 1998-01-27 Thomson Consumer Electronics, Inc. Multi-mode equalizer in a digital video signal processing system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1078450A4 *

Also Published As

Publication number Publication date
AU3626199A (en) 1999-11-23
EP1078450A4 (en) 2002-11-20
EP1078450A1 (en) 2001-02-28

Similar Documents

Publication Publication Date Title
KR100339110B1 (en) Carrier recovery system for a vestigial sideband signal
US5671257A (en) Symbol timing recovery based on complex sample magnitude
AU691695B2 (en) Agc circuit for a digital receiver
KR100400752B1 (en) Apparatus for VSB demodulating in digital TV receiver
US5541965A (en) Carrier frequency synchronization device using two different B/W filters
EP0965198B1 (en) Apparatus and method for performing timing recovery
US6198780B1 (en) Method and apparatus for symbol timing recovery of a vestigial sideband television signal
KR100893421B1 (en) Demodulator for high definition television receivers
KR100469291B1 (en) Timing recovery apparatus
EP1497946B1 (en) Symbol timing search algorithm
WO2000067420A1 (en) Symbol timing recovery based on adjusted, phase-selected magnitude values
KR100896275B1 (en) Carrier Recovery Apparatus and Method
EP1078450A1 (en) Methods and apparatus for timing recovery of vestigial sideband (vsb) modulated signals
KR100425104B1 (en) Apparatus for recovering carrier
KR100245330B1 (en) Phase and frequency detector of digital communication system
KR0153604B1 (en) Frequency and phase automatic adjustment circuit and method of receiver
KR100451741B1 (en) Apparatus for recovering carrier
KR0145473B1 (en) Phase tracking loop circuit of digital vsb modulation apparatus
KR0159440B1 (en) Frequency offset recovery circuit and method of receiver
GB2255480A (en) A data demodulator
KR100463507B1 (en) HDIVETI's Timing Northern Equipment
KR20040006309A (en) Apparatus for VSB demodulating in digital TV receiver
KR20050063219A (en) Vsb receiver and carrier recovery apparatus thereof
JPS6229948B2 (en)
KR20000044159A (en) Signal receiving device of digital television with asynchronous timing recovery circuit

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
NENP Non-entry into the national phase

Ref country code: KR

WWE Wipo information: entry into national phase

Ref document number: 1999918254

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1999918254

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWE Wipo information: entry into national phase

Ref document number: 09674550

Country of ref document: US

WWW Wipo information: withdrawn in national office

Ref document number: 1999918254

Country of ref document: EP