WO2000002130A3 - Plural image display reading image data from a memory - Google Patents

Plural image display reading image data from a memory Download PDF

Info

Publication number
WO2000002130A3
WO2000002130A3 PCT/IB1999/001157 IB9901157W WO0002130A3 WO 2000002130 A3 WO2000002130 A3 WO 2000002130A3 IB 9901157 W IB9901157 W IB 9901157W WO 0002130 A3 WO0002130 A3 WO 0002130A3
Authority
WO
WIPO (PCT)
Prior art keywords
memory
image data
written
crossing
field
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/IB1999/001157
Other languages
French (fr)
Other versions
WO2000002130A2 (en
Inventor
Hendrik T J Zwartenkot
Jacob J Veerhoek
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Philips AB
Philips Svenska AB
Original Assignee
Koninklijke Philips Electronics NV
Philips AB
Philips Svenska AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV, Philips AB, Philips Svenska AB filed Critical Koninklijke Philips Electronics NV
Priority to JP2000558461A priority Critical patent/JP2002520638A/en
Priority to EP99923826A priority patent/EP1040424A2/en
Publication of WO2000002130A2 publication Critical patent/WO2000002130A2/en
Publication of WO2000002130A3 publication Critical patent/WO2000002130A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/445—Receiver circuitry for the reception of television signals according to analogue transmission standards for displaying additional information
    • H04N5/45—Picture in picture, e.g. displaying simultaneously another television channel in a region of the screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/14—Display of multiple viewports
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G09G5/395—Arrangements specially adapted for transferring the contents of the bit-mapped memory to the screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00—Aspects of display data processing
    • G09G2340/12—Overlay of images, i.e. displayed pixel being the result of switching between the corresponding input pixels
    • G09G2340/125—Overlay of images, i.e. displayed pixel being the result of switching between the corresponding input pixels wherein one of the images is motion video
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/431—Generation of visual interfaces for content selection or interaction; Content or additional data rendering
    • H04N21/4312—Generation of visual interfaces for content selection or interaction; Content or additional data rendering involving specific graphical features, e.g. screen layout, special fonts or colors, blinking icons, highlights or animations
    • H04N21/4316—Generation of visual interfaces for content selection or interaction; Content or additional data rendering involving specific graphical features, e.g. screen layout, special fonts or colors, blinking icons, highlights or animations for displaying supplemental content in a region of the screen, e.g. an advertisement in a separate window
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/76—Television signal recording
    • H04N5/907—Television signal recording using static stores, e.g. storage tubes or semiconductor memories

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Image Input (AREA)

Abstract

In a method of controlling a memory (5) to allow for a display of at least two images, write and read speeds of writing image data into and reading image data from the memory (5) are measured (9-15) to predict a crossing where a write action overtakes a read action or reversely, where a new field of said image data is written (13, 3) into the memory (5) from a same initial position as from which a previous field of the image data was written into the memory (5) if no crossing is predicted, and the new field of said image data is written (13, 3) into the memory (5) from an end position in the memory (5) at which an end of the previous field of the image data was written into the memory (5) if a crossing is indeed predicted, the memory (5) having a size being larger than that needed for one field but less than that needed for two fields of the image data at its largest read-out size.
PCT/IB1999/001157 1998-07-06 1999-06-21 Plural image display reading image data from a memory Ceased WO2000002130A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2000558461A JP2002520638A (en) 1998-07-06 1999-06-21 Multiple image display by reading image data from memory
EP99923826A EP1040424A2 (en) 1998-07-06 1999-06-21 Plural image display reading image data from a memory

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP98202271.7 1998-07-06
EP98202271 1998-07-06

Publications (2)

Publication Number Publication Date
WO2000002130A2 WO2000002130A2 (en) 2000-01-13
WO2000002130A3 true WO2000002130A3 (en) 2000-04-13

Family

ID=8233897

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB1999/001157 Ceased WO2000002130A2 (en) 1998-07-06 1999-06-21 Plural image display reading image data from a memory

Country Status (4)

Country Link
US (1) US6559896B1 (en)
EP (1) EP1040424A2 (en)
JP (1) JP2002520638A (en)
WO (1) WO2000002130A2 (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7061543B1 (en) * 1998-09-23 2006-06-13 Micronas Gmbh Method and circuit for image-in-image overlay
DE19909756C1 (en) * 1999-03-05 2000-08-17 Siemens Ag Method of blending in image into video images, e.g. for picture-in-picture, especially for TV applications
WO2004077393A1 (en) * 2003-02-25 2004-09-10 Mitsubishi Denki Kabushiki Kaisha Matrix type display device and display method thereof
JP4047316B2 (en) * 2003-09-25 2008-02-13 キヤノン株式会社 Frame rate conversion device, overtaking prediction method used therefor, display control device, and video reception display device
JP4556502B2 (en) * 2004-06-08 2010-10-06 日産自動車株式会社 Video converter
JP4346591B2 (en) * 2005-08-25 2009-10-21 株式会社東芝 Video processing apparatus, video processing method, and program
US8564544B2 (en) 2006-09-06 2013-10-22 Apple Inc. Touch screen device, method, and graphical user interface for customizing display of content category icons
US9196216B2 (en) * 2011-12-07 2015-11-24 Parade Technologies, Ltd. Frame buffer management and self-refresh control in a self-refresh display system
JP2014052551A (en) * 2012-09-07 2014-03-20 Sharp Corp Memory controller, portable terminal, memory control program and computer readable recording medium
US8949735B2 (en) 2012-11-02 2015-02-03 Google Inc. Determining scroll direction intent

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5021887A (en) * 1989-12-13 1991-06-04 Samsung Electronics Co., Ltd. Method and circuit for composing still image of picture-in-picture
US5206714A (en) * 1988-04-16 1993-04-27 Samsung Electronics Co., Ltd. Circuit for controlling the time interval between rotational movements of a plurality of subordinate pictures in a picture-in-picture-type television or VTR system and method therefor
US5369442A (en) * 1990-08-23 1994-11-29 Siemens Aktiengesellschaft Method for picture-in-picture insertion and device for performing the method
US5682207A (en) * 1993-02-26 1997-10-28 Sony Corporation Image display apparatus for simultaneous display of a plurality of images

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51147121A (en) * 1975-06-12 1976-12-17 Sony Corp Clock pulse generator
US4249213A (en) * 1978-09-14 1981-02-03 Hitachi, Ltd. Picture-in-picture television receiver
US4745479A (en) * 1985-10-04 1988-05-17 American Dynamics Corporation Multiple image video display system
US4665438A (en) 1986-01-03 1987-05-12 North American Philips Corporation Picture-in-picture color television receiver
NL8601500A (en) 1986-06-10 1988-01-04 Philips Nv TELEVISION IMAGE DISPLAY.
JP2698105B2 (en) * 1987-07-28 1998-01-19 三洋電機株式会社 Digital television receiver
JP2595551B2 (en) 1987-08-14 1997-04-02 ソニー株式会社 Image signal processing device
KR950010887B1 (en) * 1988-07-08 1995-09-25 Samsung Electronics Co Ltd Multi-screen producting image control circuit
US4987491A (en) * 1989-01-20 1991-01-22 Sanyo Electric Co., Ltd. Jitter compensation circuit for processing jitter components of reproduced video signal
US5528380A (en) * 1993-04-09 1996-06-18 Asahi Kogaku Kogyo Kabushiki Kaisha Apparatus and method for synchronizing picture signals
US5883676A (en) * 1994-11-28 1999-03-16 Sanyo Electric Company, Ltd. Image signal outputting apparatus
JP2956527B2 (en) * 1995-04-28 1999-10-04 松下電器産業株式会社 Video device with image memory function
JP3617130B2 (en) * 1995-07-21 2005-02-02 ソニー株式会社 Video signal processing circuit and image display device
JPH0983893A (en) * 1995-09-08 1997-03-28 Matsushita Electric Ind Co Ltd Television receiver
JP3801242B2 (en) * 1995-10-31 2006-07-26 株式会社日立製作所 Reduced image display device
JP4574751B2 (en) 1996-03-07 2010-11-04 トムソン コンシユーマ エレクトロニクス インコーポレイテツド Device for displaying a composite image of a sub-image and a main image
US5818468A (en) * 1996-06-04 1998-10-06 Sigma Designs, Inc. Decoding video signals at high speed using a memory buffer
EP0825781B1 (en) * 1996-08-22 2004-10-27 Matsushita Electric Industrial Co., Ltd. Image processor
US5990975A (en) * 1996-11-22 1999-11-23 Acer Peripherals, Inc. Dual screen displaying device
TW395137B (en) * 1997-06-06 2000-06-21 Matsushita Electric Industrial Co Ltd Image processing device
US6141055A (en) * 1997-07-10 2000-10-31 Aitech Int'l Corporation Method and apparatus for reducing video data memory in converting VGA signals to TV signals
US6295094B1 (en) * 1997-09-11 2001-09-25 U.S. Philips Corporation Instant replay of digital video optimized using non MPEG frame tags

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5206714A (en) * 1988-04-16 1993-04-27 Samsung Electronics Co., Ltd. Circuit for controlling the time interval between rotational movements of a plurality of subordinate pictures in a picture-in-picture-type television or VTR system and method therefor
US5021887A (en) * 1989-12-13 1991-06-04 Samsung Electronics Co., Ltd. Method and circuit for composing still image of picture-in-picture
US5369442A (en) * 1990-08-23 1994-11-29 Siemens Aktiengesellschaft Method for picture-in-picture insertion and device for performing the method
US5682207A (en) * 1993-02-26 1997-10-28 Sony Corporation Image display apparatus for simultaneous display of a plurality of images

Also Published As

Publication number Publication date
US6559896B1 (en) 2003-05-06
WO2000002130A2 (en) 2000-01-13
JP2002520638A (en) 2002-07-09
EP1040424A2 (en) 2000-10-04

Similar Documents

Publication Publication Date Title
KR930701064A (en) Line memory and control system
CA2469682A1 (en) Cache operation with non-cache memory
AU2001287197A1 (en) Memory device having posted write per command
WO2000002130A3 (en) Plural image display reading image data from a memory
WO2002057995A3 (en) Parallel erase operations in memory systems
WO2002075640A3 (en) System and method of storing data in jpeg files
KR890016567A (en) Information storage method and device
KR920015352A (en) Video recording medium and its playback device and method of use
EP0615193A4 (en) MEMORY CARD.
EP0398189A3 (en) Noncacheable address random access memory
AU2002366859A1 (en) Storage device cache memory management
KR100319000B1 (en) Pipelined Read / Write Operation in High-Speed Framebuffer Systems
TW366473B (en) IC card
WO2000017772A3 (en) Configurable hardware block
HK1043214A1 (en) Method and device for processing and displaying coded data stored in a smart card
ATE273536T1 (en) METHOD AND DEVICE FOR ACCESS CONTROL TO SHARED MEMORY
KR950033868A (en) Data processing unit
JP2003189299A5 (en)
EP0613115A3 (en) Display data write control device.
KR970029070A (en) First-in, first-out memory device with different size of input / output data and method
KR930008623A (en) Image rotation, processing device
JPS6417132A (en) Fault data recording system
KR960011707A (en) How to record and read data in memory
JPS54149520A (en) Dispaly unit
JPS57162026A (en) Data file controlling system

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWE Wipo information: entry into national phase

Ref document number: 1999923826

Country of ref document: EP

121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: A3

Designated state(s): JP

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWP Wipo information: published in national office

Ref document number: 1999923826

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 1999923826

Country of ref document: EP