WO2000051165A3 - Misfet with narrow bandgap source - Google Patents

Misfet with narrow bandgap source Download PDF

Info

Publication number
WO2000051165A3
WO2000051165A3 PCT/IB2000/000235 IB0000235W WO0051165A3 WO 2000051165 A3 WO2000051165 A3 WO 2000051165A3 IB 0000235 W IB0000235 W IB 0000235W WO 0051165 A3 WO0051165 A3 WO 0051165A3
Authority
WO
WIPO (PCT)
Prior art keywords
source
layer
fermi
level
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/IB2000/000235
Other languages
French (fr)
Other versions
WO2000051165A2 (en
Inventor
Carlos J R P Augusto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to DE20022706U priority Critical patent/DE20022706U1/en
Priority to EP00905235A priority patent/EP1166347A2/en
Priority to JP2000601674A priority patent/JP2003523615A/en
Priority to AU26857/00A priority patent/AU2685700A/en
Priority to US09/889,815 priority patent/US6674099B1/en
Publication of WO2000051165A2 publication Critical patent/WO2000051165A2/en
Publication of WO2000051165A3 publication Critical patent/WO2000051165A3/en
Anticipated expiration legal-status Critical
Priority to US10/725,830 priority patent/US7023030B2/en
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/025Manufacture or treatment of FETs having insulated gates [IGFET] of vertical IGFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/027Manufacture or treatment of FETs having insulated gates [IGFET] of lateral single-gate IGFETs
    • H10D30/0277Manufacture or treatment of FETs having insulated gates [IGFET] of lateral single-gate IGFETs forming conductor-insulator-semiconductor or Schottky barrier source or drain regions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/63Vertical IGFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/6728Vertical TFTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/165Tunnel injectors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/82Heterojunctions
    • H10D62/822Heterojunctions comprising only Group IV materials heterojunctions, e.g. Si/Ge heterojunctions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/83Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/60Electrodes characterised by their materials
    • H10D64/62Electrodes ohmically coupled to a semiconductor
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0195Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices the components including vertical IGFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85Complementary IGFETs, e.g. CMOS
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/60Electrodes characterised by their materials
    • H10D64/64Electrodes comprising a Schottky barrier to a semiconductor
    • H10D64/647Schottky drain or source electrodes for IGFETs

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

A metal insulator semiconductor field effect transistor (MISFET) is disclosed comprising a source layer being made with a material having a source band-gap (EG2) and a source mid-gap value (EGM2), the source layer having a source Fermi-Level (EF2). A drain layer has a drain Fermi-Level (EF4). A channel layer is provided between the source layer and the drain layer, the channel layer being made with a material having a channel band-gap (EG3) and a channel mid-gap value (EGM3), the channel layer having a channel Fermi-Level (EF3). A source contact layer is connected to the source layer opposite the channel layer, the source contact layer having a source contact Fermi-Level (EF1). A gate electrode has a gate electrode Fermi-Level (EF6). The source band-gap is substantially narrower (EG2) than the channel band-gap (EG3). The source contact Fermi-Level (EF1), the source Fermi-Level (EF2), the channel Fermi-Level (EF3), the drain Fermi-Level (EF4) and the gate electrode Fermi-Level (EF6) are equal to the source mid-gap value (EGM2) and the channel mid-gap value (EGM3), within a predetermined tolerance value, when no voltage is applied to the device.
PCT/IB2000/000235 1999-02-24 2000-02-24 Misfet with narrow bandgap source Ceased WO2000051165A2 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
DE20022706U DE20022706U1 (en) 1999-02-24 2000-02-24 MISFET
EP00905235A EP1166347A2 (en) 1999-02-24 2000-02-24 Misfet with narrow bandgap source
JP2000601674A JP2003523615A (en) 1999-02-24 2000-02-24 MISFET
AU26857/00A AU2685700A (en) 1999-02-24 2000-02-24 Misfet
US09/889,815 US6674099B1 (en) 1999-02-24 2000-02-24 Misfet
US10/725,830 US7023030B2 (en) 1999-02-24 2003-12-01 Misfet

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12147399P 1999-02-24 1999-02-24
US60/121,473 1999-02-24

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US09889815 A-371-Of-International 2000-02-24
US10/725,830 Continuation-In-Part US7023030B2 (en) 1999-02-24 2003-12-01 Misfet

Publications (2)

Publication Number Publication Date
WO2000051165A2 WO2000051165A2 (en) 2000-08-31
WO2000051165A3 true WO2000051165A3 (en) 2001-05-31

Family

ID=22396952

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2000/000235 Ceased WO2000051165A2 (en) 1999-02-24 2000-02-24 Misfet with narrow bandgap source

Country Status (5)

Country Link
EP (1) EP1166347A2 (en)
JP (1) JP2003523615A (en)
AU (1) AU2685700A (en)
DE (1) DE20022706U1 (en)
WO (1) WO2000051165A2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002027063A2 (en) 2000-09-28 2002-04-04 President And Fellows Of Harward College Vapor deposition of oxides, silicates and phosphates
US7352036B2 (en) * 2004-08-03 2008-04-01 Fairchild Semiconductor Corporation Semiconductor power device having a top-side drain using a sinker trench
KR101448899B1 (en) * 2007-06-12 2014-10-13 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Capacitor-less memory

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4665414A (en) * 1982-07-23 1987-05-12 American Telephone And Telegraph Company, At&T Bell Laboratories Schottky-barrier MOS devices
EP0749162A2 (en) * 1995-06-16 1996-12-18 Interuniversitair Micro-Elektronica Centrum Vzw Vertical MISFET devices, CMOS process integration, RAM applications
US5801398A (en) * 1994-10-18 1998-09-01 Frontec Corporation Field effect transistor

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58188165A (en) * 1982-04-28 1983-11-02 Nec Corp Semiconductor device
JPS62274776A (en) * 1986-05-23 1987-11-28 Hitachi Ltd Semiconductor device
JPH09232576A (en) * 1995-06-16 1997-09-05 Interuniv Micro Electro Centrum Vzw Vertical misfet device, cmos process integration and ram application

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4665414A (en) * 1982-07-23 1987-05-12 American Telephone And Telegraph Company, At&T Bell Laboratories Schottky-barrier MOS devices
US5801398A (en) * 1994-10-18 1998-09-01 Frontec Corporation Field effect transistor
EP0749162A2 (en) * 1995-06-16 1996-12-18 Interuniversitair Micro-Elektronica Centrum Vzw Vertical MISFET devices, CMOS process integration, RAM applications

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
CHOWDHURY R ET AL: "PULSED LASER DEPOSITION OF EPITAXIAL SI/TIN/SI7100) HETEROSTRUCTURES", APPLIED PHYSICS LETTERS,US,AMERICAN INSTITUTE OF PHYSICS. NEW YORK, vol. 64, no. 10, 7 March 1994 (1994-03-07), pages 1236 - 1238, XP000429868, ISSN: 0003-6951 *

Also Published As

Publication number Publication date
JP2003523615A (en) 2003-08-05
AU2685700A (en) 2000-09-14
DE20022706U1 (en) 2002-01-24
WO2000051165A2 (en) 2000-08-31
EP1166347A2 (en) 2002-01-02

Similar Documents

Publication Publication Date Title
TW344141B (en) An insulated gate field effect transistor having a crystalline channel region
KR910017676A (en) Thin film transistor
EP0235705A3 (en) Self-aligned ultra high-frequency field-effect transistor, and method for manufacturing the same
TW363276B (en) Thin-film semiconductor device, thin-film transistor and method for fabricating the same
WO2003081687A3 (en) Self-aligned nanotube field effect transistor and method of fabricating same
TW283263B (en) Fabrication method of semiconductor device and field effect transistor
MY124513A (en) Semiconductor device
HK43297A (en) A mos transistor having a composite gate electrode and method of fabrication
KR920022537A (en) Protected programmable transistors with reduced parasitic capacitances and methods of manufacturing the same
AU2667597A (en) Silicon carbide cmos and method of fabrication
EP1089344A3 (en) Insulated gate field effect transistor and method of fabricating the same
WO2004038808A3 (en) Double and triple gate mosfet devices and methods for making same
KR910001993A (en) Manufacturing Method of Semiconductor Device
WO2002063697A1 (en) Semiconductor device and its manufacturing method
WO2003058723A1 (en) Organic thin-film transistor and manufacturing method thereof
CA2054498A1 (en) Mis transistor
TW356584B (en) Ferroelectric transistors of thin film semiconductor gate electrodes
KR910017655A (en) Semiconductor device
TW345746B (en) Upper gate type thin film transistor and process for producing the same
Faggin et al. Insulated gate field effect transistor integrated circuits with silicon gates
WO2005098959A3 (en) Dual-gate transistors
EP0239250A3 (en) Short channel mos transistor
KR930022601A (en) Manufacturing Method of Semiconductor Device
TW324861B (en) Transistor and semiconductor device
ATE249099T1 (en) VERTICAL MISFET DEVICES, CMOS PROCESS INTEGRATION, RAM APPLICATIONS

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AL AM AT AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ CZ DE DE DK DK DM EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AL AM AT AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ CZ DE DE DK DK DM EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

ENP Entry into the national phase

Ref document number: 2000 601674

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 2000905235

Country of ref document: EP

Ref document number: 09889815

Country of ref document: US

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWP Wipo information: published in national office

Ref document number: 2000905235

Country of ref document: EP