WO2001001567A1 - A muting circuit having controllable impedance means for soft muting - Google Patents

A muting circuit having controllable impedance means for soft muting Download PDF

Info

Publication number
WO2001001567A1
WO2001001567A1 PCT/EP2000/005914 EP0005914W WO0101567A1 WO 2001001567 A1 WO2001001567 A1 WO 2001001567A1 EP 0005914 W EP0005914 W EP 0005914W WO 0101567 A1 WO0101567 A1 WO 0101567A1
Authority
WO
WIPO (PCT)
Prior art keywords
muting
circuit
time constant
circuit according
muting circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/EP2000/005914
Other languages
French (fr)
Inventor
Wolfdietrich Kasperkovitz
Arie Kuehn
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Priority to EP00954421A priority Critical patent/EP1110311A1/en
Priority to JP2001506131A priority patent/JP2003503869A/en
Publication of WO2001001567A1 publication Critical patent/WO2001001567A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03G—CONTROL OF AMPLIFICATION
    • H03G3/00—Gain control in amplifiers or frequency changers
    • H03G3/20—Automatic control
    • H03G3/30—Automatic control in amplifiers having semiconductor devices
    • H03G3/34—Muting amplifier when no signal is present
    • H03G3/345—Muting during a short period of time when noise pulses are detected, i.e. blanking

Definitions

  • a muting circuit having controllable impedance means for soft muting.
  • the present invention relates to a muting circuit comprising a controllable passage means having an input, an output and a muting control terminal for enabling passage of a signal from the audio input to the output in dependence on a muting control signal on the muting control te ⁇ ninal.
  • the present invention also relates to an anti-distortion circuit, and/or a receiver, such as a radio receiver provided with such a muting circuit.
  • a receiver such as a radio receiver provided with such a muting circuit.
  • These circuits are generally applied in radio reception devices, such as in cars e.g. for AM, SW, LW reception.
  • Such a muting circuit is known from WO 97/20387 and is provided with an audio input, an audio output and a muting control terminal.
  • the known muting circuit comprises controllable passage means arranged as a pair of switchable antiparallel transistors, included in a differential amplifier, which transistors are switchable by means of a muting control signal on the muting control terminal.
  • the muting circuit enables or disables passage by switching the pair of transistors.
  • the muting circuit controllably interrupts passage of the audio signal from the audio input to the audio output during a time interval, indicated by the muting control signal.
  • edges of the audio output signal interrupted by muting are rounded by the cosines-like behaviour of the conductance due to the switching of the pair of transistors. It is a disadvantage of the known muting circuit that the switching itself gives rise to considerable spurious high harmonics and a rapidly changing amplitude of the interrupted audio signal, in particular where the interrupted audio output signal edge is around zero.
  • controllable passage means include controllable impedance means for enabling passage by controlling the impedance between the input and the output in dependence on the muting control signal.
  • the impedance control during a muting or blanking interval in the output signal provides for a soft mute without inflicting self introduced distortion or harmonics, in particular at the edges of mute periods of interruption in the signal.
  • the after muting controlling to zero or to a constant value of the interrupted signal at the start of the muting interval may take a substantial part or even the full part of said interval, so that any abrupt changes during the whole of the interval are effectively avoided by the impedance control. This leads to a reduced self distortion during full mute periods of detected interference.
  • the muting circuit according to the invention is simple and provides a high performance/price ratio, improving the signal-to- distortion ratio with several Decibel for a large variety of signals.
  • One embodiment of the muting circuit according to the invention is characterized in that the muting circuit comprises a time constant network coupled to the audio output of the controllable impedance means.
  • the time constant network provides for possibilities to influence the behaviour of the course of the interrupted signal within the whole muting of blanking interval.
  • the time constant network is an RC, an LC or a like simulated network.
  • the time constant thereof may be adjustable at wish, but it is preferred in a further embodiment that the time constant of the time constant network amounts about half the duration of an interruption of the signal indicated by the muting control signal. This provides for an optimum, wherein the signal-to- distortion (SINAD) has improved approximately 1.8-2.2 dB compared to a conventional muting circuit.
  • the time constant network has a time constant, which ranges between 0 and 500 ⁇ S, preferably 100-200 ⁇ S.
  • the muting circuit according to the invention is provided with an anti-splatter filter, which is coupled to the output of the controllable impedance means.
  • an anti-splatter filter which is preferred to be embodied as a low pass filter filters out any possible remaining high frequency components or noise.
  • Fig. 1 shows an example of a possible embodiment of a muting circuit according to the invention.
  • Fig. 2 shows possible effects of the application of the muting circuit of Fig. 1.
  • Fig. 1 shows a muting circuit 1 , which is included in a anti-distortion circuit 2, which may be part of a receiver, such as a radio receiver.
  • a receiver derives from a received signal a radio or data signal on a terminal IN of the circuit 2.
  • the signal on terminal IN shows interference.
  • this interference or distortion is due to electrical disturbances emanating from e.g. on-board electronics, wind shield wipers, ignition spikes etc.
  • the muting circuit 1 is used to mute or blank the audio input signal during periods of distortion or interference.
  • the anti-distortion circuit 2 as shown comprises an interference detection circuit 3 connected to the terminal IN, a pulse circuit 4 connected to the interference detection circuit 3 for generating a muting control signal in this case a pulse on a control terminal 5 of the muting circuit 1 during periods of detected interference. Interference in the audio signal on terminal IN may be detected with any suitable means.
  • the muting circuit 1 is further provided with a delay circuit 6 connected between the terminal IN and an audio input 7 of the circuit 1 and in the embodiment as shown also with an anti-splatter filter 8 connected between an audio output 9 of the circuit 1 and a terminal OUT.
  • the delay circuit 6 provides for a time delay between its input and output, which delay equals the time necessary for the interference detection circuit 3 and the pulse circuit 4 to intervene at a proper moment in time in the audio input signal after detection of an interference.
  • An example of possible effects realized with the muting circuit is given in fig.
  • the muting circuit 1 is arranged such that the passage of the distorted audio signal on audio input 7 to audio output 9 is controlled by controlling the impedance and in particular the change of the impedance as a function of time. By doing so the course of the audio signal during the interference period I can be influenced. Possible courses are referred to by a, b, and c. Generally the audio signal amplitude at the end of the period I has to be allowed to gently return to some end amplitude, which may be zero or have some other value.
  • the muting circuit 1 comprises a time constant network 10 coupled to the audio output 9 of the controllable impedance muting circuit 1.
  • fig. 2 shows a simple RC-circuit 10 having a capacitor C and a resistor R in parallel thereto.
  • Appropriate choices of the capacity and resistance values will provide a possibly wanted first order course during interval I of the audio signal on output 9.
  • Off course other types or higher order networks will provide alternative courses.
  • These networks can also contain an LC network, or could be simulated or value adjusted by e.g. computer, gyrator or the like.
  • the time constant network 10 may have a time constant, which ranges between 0 and 500 ⁇ S, preferably 100-200 ⁇ S.
  • the impedance control of the muting circuit 1 may be achieved by a controllable impedance (or conductance) amplifier having differential inputs 7, and in addition 11, the latter being connected to the output 9.
  • a controllable impedance (or conductance) amplifier having differential inputs 7, and in addition 11, the latter being connected to the output 9.
  • Such an amplifier may be a current controlled amplifier, whereby the control current through muting control terminal 5 can then be supplied by the pulse circuit 4.
  • the time constant of the time constant network 10 amounts about half the duration of an interruption period I of the audio signal, optimum signal-to-distortion values can be realized in practice.
  • the anti-splatter filter 8 may be applied. This filter can be embodied as a simple low pass filter.

Landscapes

  • Noise Elimination (AREA)
  • Amplifiers (AREA)

Abstract

A muting circuit for application in aN anti-distortion circuit or a receiver, such as a radio receiver comprises controllable impedance means for enabling passage of a signal by controlling the impedance between an input and an output in dependence on a muting control signal on a muting control terminal of the circuit. This solution provides for soft and improved muting without a distortion, which is self inflicted by the mute interruption.

Description

A muting circuit having controllable impedance means for soft muting.
The present invention relates to a muting circuit comprising a controllable passage means having an input, an output and a muting control terminal for enabling passage of a signal from the audio input to the output in dependence on a muting control signal on the muting control teπninal.
The present invention also relates to an anti-distortion circuit, and/or a receiver, such as a radio receiver provided with such a muting circuit. These circuits are generally applied in radio reception devices, such as in cars e.g. for AM, SW, LW reception.
Such a muting circuit is known from WO 97/20387 and is provided with an audio input, an audio output and a muting control terminal. The known muting circuit comprises controllable passage means arranged as a pair of switchable antiparallel transistors, included in a differential amplifier, which transistors are switchable by means of a muting control signal on the muting control terminal. The muting circuit enables or disables passage by switching the pair of transistors. In particular the muting circuit controllably interrupts passage of the audio signal from the audio input to the audio output during a time interval, indicated by the muting control signal. The edges of the audio output signal interrupted by muting are rounded by the cosines-like behaviour of the conductance due to the switching of the pair of transistors. It is a disadvantage of the known muting circuit that the switching itself gives rise to considerable spurious high harmonics and a rapidly changing amplitude of the interrupted audio signal, in particular where the interrupted audio output signal edge is around zero.
Therefore it is an object of the present invention to provide a muting circuit which does not in itself introduce distortion upon interruption of the signal during detection of interference.
Thereto the muting circuit according to the present invention is characterized in that the controllable passage means include controllable impedance means for enabling passage by controlling the impedance between the input and the output in dependence on the muting control signal.
It is an advantage of the muting circuit according to the invention that the impedance control during a muting or blanking interval in the output signal provides for a soft mute without inflicting self introduced distortion or harmonics, in particular at the edges of mute periods of interruption in the signal. The after muting controlling to zero or to a constant value of the interrupted signal at the start of the muting interval may take a substantial part or even the full part of said interval, so that any abrupt changes during the whole of the interval are effectively avoided by the impedance control. This leads to a reduced self distortion during full mute periods of detected interference.
Furthermore it is an advantage that the muting circuit according to the invention is simple and provides a high performance/price ratio, improving the signal-to- distortion ratio with several Decibel for a large variety of signals.
One embodiment of the muting circuit according to the invention is characterized in that the muting circuit comprises a time constant network coupled to the audio output of the controllable impedance means.
Advantageously the time constant network provides for possibilities to influence the behaviour of the course of the interrupted signal within the whole muting of blanking interval. Advantageously in a further embodiment of the invention the time constant network is an RC, an LC or a like simulated network. The time constant thereof may be adjustable at wish, but it is preferred in a further embodiment that the time constant of the time constant network amounts about half the duration of an interruption of the signal indicated by the muting control signal. This provides for an optimum, wherein the signal-to- distortion (SINAD) has improved approximately 1.8-2.2 dB compared to a conventional muting circuit. In a practical embodiment the time constant network has a time constant, which ranges between 0 and 500 μS, preferably 100-200 μS. The thereby further optimized SINAD is independent of the magnitude of the signal and independent of the repetition frequency of the blanking pulses. In a still further embodiment the muting circuit according to the invention is provided with an anti-splatter filter, which is coupled to the output of the controllable impedance means. Such a anti-splatter filter, which is preferred to be embodied as a low pass filter filters out any possible remaining high frequency components or noise. At present the muting/anti-distortion circuit according to the invention will be elucidated further together with its additional advantages while reference is being made to the appended drawing, wherein similar components are being referred to by means of the same reference numerals. In the drawing:
Fig. 1 shows an example of a possible embodiment of a muting circuit according to the invention; and
Fig. 2 shows possible effects of the application of the muting circuit of Fig. 1.
Fig. 1 shows a muting circuit 1 , which is included in a anti-distortion circuit 2, which may be part of a receiver, such as a radio receiver. Such a receiver derives from a received signal a radio or data signal on a terminal IN of the circuit 2. Apart from the wanted audio signal the signal on terminal IN shows interference. In for example a car radio this interference or distortion is due to electrical disturbances emanating from e.g. on-board electronics, wind shield wipers, ignition spikes etc. The muting circuit 1 is used to mute or blank the audio input signal during periods of distortion or interference.
The anti-distortion circuit 2 as shown comprises an interference detection circuit 3 connected to the terminal IN, a pulse circuit 4 connected to the interference detection circuit 3 for generating a muting control signal in this case a pulse on a control terminal 5 of the muting circuit 1 during periods of detected interference. Interference in the audio signal on terminal IN may be detected with any suitable means. The muting circuit 1 is further provided with a delay circuit 6 connected between the terminal IN and an audio input 7 of the circuit 1 and in the embodiment as shown also with an anti-splatter filter 8 connected between an audio output 9 of the circuit 1 and a terminal OUT. The delay circuit 6 provides for a time delay between its input and output, which delay equals the time necessary for the interference detection circuit 3 and the pulse circuit 4 to intervene at a proper moment in time in the audio input signal after detection of an interference. An example of possible effects realized with the muting circuit is given in fig.
2, which shows the audio signal amplitude on audio input 7 as a function of time. During a period referred to as I, interference is being detected by the circuit 3 and the start of the period I marks the start of the pulse on control terminal 5. The muting circuit 1 is arranged such that the passage of the distorted audio signal on audio input 7 to audio output 9 is controlled by controlling the impedance and in particular the change of the impedance as a function of time. By doing so the course of the audio signal during the interference period I can be influenced. Possible courses are referred to by a, b, and c. Generally the audio signal amplitude at the end of the period I has to be allowed to gently return to some end amplitude, which may be zero or have some other value. For achieving specific courses the muting circuit 1 comprises a time constant network 10 coupled to the audio output 9 of the controllable impedance muting circuit 1. In particular fig. 2 shows a simple RC-circuit 10 having a capacitor C and a resistor R in parallel thereto. Appropriate choices of the capacity and resistance values will provide a possibly wanted first order course during interval I of the audio signal on output 9. Off course other types or higher order networks will provide alternative courses. These networks can also contain an LC network, or could be simulated or value adjusted by e.g. computer, gyrator or the like. The time constant network 10 may have a time constant, which ranges between 0 and 500 μS, preferably 100-200 μS.
For example the impedance control of the muting circuit 1 may be achieved by a controllable impedance (or conductance) amplifier having differential inputs 7, and in addition 11, the latter being connected to the output 9. Such an amplifier may be a current controlled amplifier, whereby the control current through muting control terminal 5 can then be supplied by the pulse circuit 4.
If the time constant of the time constant network 10 amounts about half the duration of an interruption period I of the audio signal, optimum signal-to-distortion values can be realized in practice. In an environment with many potential interference sources the anti-splatter filter 8 may be applied. This filter can be embodied as a simple low pass filter.
It is to be noticed that besides from the described audio application, the invention can be used much more generally. So also for all kinds of signals. The audio application has been described as an example.

Claims

CLAIMS:
1. A muting circuit comprising a controllable passage means having an input, an output and a muting control terminal for enabling passage of an signal from the input to the audio output in dependence on a muting control signal on the muting control terminal, characterized in that the controllable passage means include controllable impedance means for enabling passage by controlling the impedance between the input and the output in dependence on the muting control signal.
2. The muting circuit according to claim 1 , characterized in that the muting circuit comprises a time constant network coupled to the output of the controllable impedance means.
3. The muting circuit according to claim 2, characterized in that the time constant network is an RC, an LC or a like simulated network.
4. The muting circuit according to claim 2 or 3, characterized in that the time constant network has a time constant, which is adjustable.
5. The muting circuit according to one of the claims 2-4, characterized in that the time constant of the time constant network amounts about half the duration of an interruption of the signal indicated by the muting control signal.
6. The muting circuit according to one of the claims 2-5, characterized in that the time constant network has a time constant, which ranges between 0 and 500 μS, preferably 100-200 μS.
7. The muting circuit according to one of the claims 1-6, characterized in that the muting circuit is provided with an anti-splatter filter, which is coupled to the output of the controllable impedance means.
8. The muting circuit according to claims 7, characterized in that the anti-splatter filter is embodied as a low pass filter.
9. Anti-distortion circuit provided with a muting circuit according to one of the claims 1-8.
10. Receiver, such as a radio receiver, provided with an anti-distortion circuit according to claim 9, or a muting circuit according to one of the claims 1-8.
PCT/EP2000/005914 1999-06-28 2000-06-26 A muting circuit having controllable impedance means for soft muting Ceased WO2001001567A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP00954421A EP1110311A1 (en) 1999-06-28 2000-06-26 A muting circuit having controllable impedance means for soft muting
JP2001506131A JP2003503869A (en) 1999-06-28 2000-06-26 Muting circuit with controllable impedance means for soft muting

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP99202079.2 1999-06-28
EP99202079 1999-06-28

Publications (1)

Publication Number Publication Date
WO2001001567A1 true WO2001001567A1 (en) 2001-01-04

Family

ID=8240371

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2000/005914 Ceased WO2001001567A1 (en) 1999-06-28 2000-06-26 A muting circuit having controllable impedance means for soft muting

Country Status (4)

Country Link
EP (1) EP1110311A1 (en)
JP (1) JP2003503869A (en)
CN (1) CN1196256C (en)
WO (1) WO2001001567A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080034100A1 (en) * 2006-08-04 2008-02-07 Douglas Hall Squelch break signaling for sip device
CN102035571B (en) * 2009-10-03 2014-01-08 瑞昱半导体股份有限公司 Signal transceiving circuit and noise reduction circuit
CN105577134B (en) * 2014-10-09 2019-05-07 瑞昱半导体股份有限公司 Transmission line driver circuit for adaptive correction of impedance matching

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4060764A (en) * 1976-03-25 1977-11-29 Motorola, Inc. Transceiver audio system
US4466129A (en) * 1982-05-06 1984-08-14 Motorola, Inc. Noise reducing circuitry for single sideband receivers
US5915030A (en) * 1996-07-26 1999-06-22 Stmicroelectronics, Gmbh Electric muting circuit

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4060764A (en) * 1976-03-25 1977-11-29 Motorola, Inc. Transceiver audio system
US4466129A (en) * 1982-05-06 1984-08-14 Motorola, Inc. Noise reducing circuitry for single sideband receivers
US5915030A (en) * 1996-07-26 1999-06-22 Stmicroelectronics, Gmbh Electric muting circuit

Also Published As

Publication number Publication date
CN1196256C (en) 2005-04-06
EP1110311A1 (en) 2001-06-27
JP2003503869A (en) 2003-01-28
CN1316130A (en) 2001-10-03

Similar Documents

Publication Publication Date Title
US7327294B2 (en) Gain compensation based on a first gain factor and a second gain factor with time-varying compensation
US4510624A (en) Noise blanking arrangement to minimize blanker splatter
US4856084A (en) Noise blanking system for an AM radio receiver
JPS5816653B2 (en) FM receiver pulse noise removal device
KR100554066B1 (en) Pulse Width Modulated Audio Amplifier with Variable Average Switching Frequency
US4654885A (en) Mobile radio range extender with saw filter
US5537675A (en) Splatter controlling noise blanker
US4525870A (en) Automotive radio receiver with radio frequency interference elimination circuit
EP1110311A1 (en) A muting circuit having controllable impedance means for soft muting
US4584714A (en) Automotive radio receiver with radio frequency interference elimination circuit
US4479251A (en) Noise blanker
KR20010091941A (en) Speaker driving circuit
US5893025A (en) CATV converter for receiving both analog and digital signals
US5315185A (en) Switching noise cancelling system in a space diversity receiving system
US5212829A (en) Circuit arrangement for suppression of interference signals
JPS644702B2 (en)
US4000414A (en) Interference pulse detector circuit
US20020141519A1 (en) Device and method for detecting and suppressing noise
JP3479369B2 (en) Receiver with noise removal function
EP0929150A1 (en) A method of and a circuit for automatic gain control (AGC)
EP1299943B1 (en) Self-configurable amplifier circuit
KR100466484B1 (en) Signal processig unit
US20080100372A1 (en) Filter of adjustable frequency response and method thereof
JPH04343527A (en) Fm receiver
JPS5832361Y2 (en) FM stereo receiving circuit

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 00801215.6

Country of ref document: CN

AK Designated states

Kind code of ref document: A1

Designated state(s): CN JP US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWE Wipo information: entry into national phase

Ref document number: 2000954421

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 09763842

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWP Wipo information: published in national office

Ref document number: 2000954421

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 2000954421

Country of ref document: EP