WO2001060454A1 - A defibrillator - Google Patents

A defibrillator Download PDF

Info

Publication number
WO2001060454A1
WO2001060454A1 PCT/IB2001/000439 IB0100439W WO0160454A1 WO 2001060454 A1 WO2001060454 A1 WO 2001060454A1 IB 0100439 W IB0100439 W IB 0100439W WO 0160454 A1 WO0160454 A1 WO 0160454A1
Authority
WO
WIPO (PCT)
Prior art keywords
voltage
usd
current
defibrillator
voltage source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/IB2001/000439
Other languages
French (fr)
Other versions
WO2001060454B1 (en
Inventor
James Allen
John Mccune Anderson
Allister Robert Mcintyre
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Heartsine Technologies Ltd
Original Assignee
Heartsine Technologies Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Heartsine Technologies Ltd filed Critical Heartsine Technologies Ltd
Priority to EP01914105A priority Critical patent/EP1259291B1/en
Priority to AT01914105T priority patent/ATE249266T1/en
Priority to US10/182,746 priority patent/US6996436B2/en
Priority to AU39484/01A priority patent/AU779375B2/en
Priority to DE60100749T priority patent/DE60100749T2/en
Priority to JP2001559545A priority patent/JP4294905B2/en
Publication of WO2001060454A1 publication Critical patent/WO2001060454A1/en
Publication of WO2001060454B1 publication Critical patent/WO2001060454B1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • A—HUMAN NECESSITIES
    • A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
    • A61N—ELECTROTHERAPY; MAGNETOTHERAPY; RADIATION THERAPY; ULTRASOUND THERAPY
    • A61N1/00—Electrotherapy; Circuits therefor
    • A61N1/18—Applying electric currents by contact electrodes
    • A61N1/32—Applying electric currents by contact electrodes alternating or intermittent currents
    • A61N1/38—Applying electric currents by contact electrodes alternating or intermittent currents for producing shock effects
    • A61N1/39—Heart defibrillators
    • A61N1/3906—Heart defibrillators characterised by the form of the shockwave
    • A61N1/3912—Output circuitry therefor, e.g. switches
    • A—HUMAN NECESSITIES
    • A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
    • A61N—ELECTROTHERAPY; MAGNETOTHERAPY; RADIATION THERAPY; ULTRASOUND THERAPY
    • A61N1/00—Electrotherapy; Circuits therefor
    • A61N1/18—Applying electric currents by contact electrodes
    • A61N1/32—Applying electric currents by contact electrodes alternating or intermittent currents
    • A61N1/38—Applying electric currents by contact electrodes alternating or intermittent currents for producing shock effects
    • A61N1/39—Heart defibrillators
    • A61N1/3904—External heart defibrillators [EHD]

Definitions

  • This invention relates to a defibrillator, in particular but not exclusively an external defibrillator.
  • External defib ⁇ llators correct an abnormal heart rhythm, such as Ventricular Fibrillation (VF) or Ventricular Tachycardia (VT) , using a high energy shock pulse delivered to a patient using electrodes attached to the patient's torso. Attaching the electrodes externally to the patient' s torso means that these devices can be portable and carried by emergency personnel. Unfortunately, delivering the pulses to the patient' s chest externally means that higher energies are required than would be the case for implantable defibrillators that connect directly to tne heart' s surface. The requirement for higher energies has meant that these devices are larger and heavier than the operators would desire. Reducing both the size and cost of external defibrillators will mean that the devices can be carried with greater ease and that more personnel will be able to afford the devices.
  • VF Ventricular Fibrillation
  • VT Ventricular Tachycardia
  • Prior art defibrillators which deliver a monophasic or biphasic truncated exponential waveform do so by applying control or drive signals to an arrangement of silicon devices. Rather than using mechanical switches or relays which provide a direct electrical connection, silicon devices can be driven from a high impedance state to a state of lower impedance using a control signal. This process is much faster than would be obtainable from mechanical switches and allows waveforms of several milliseconds to be accurately produced. These methods, however, are complex ana costly due to the need for isolation of the high voltage devices from the low voltage controllers by, for example, the use of opto-isolators or coupling transformers .
  • Fig. 1 is shown by way of example and includes two SCRs, SCR1 and SCR2, totem-poled together.
  • the gate drive circuit GD2 to the upper device SCR2 is floating above signal ground at point B, which is at a voltage VI equal to the voltage across the lower device SCR1 between points B and C. It is for this reason that the gate drive to SCR2 needs to be isolated from the common ground point C.
  • this isolation is achieved by a transformer coupler T.
  • the transformer allows the pulse to cross the isolation barrier IB without any direct electrical connection.
  • the whole arrangement functions equivalent to a single SCR with increased voltage capability, provided the gate drive waveforms to SCR1 and SCR2 are synchronised.
  • the gate drive waveforms are usually generated by logic circuitry from a timing controller.
  • the use of isolated drive circuits to control these silicon devices means that attempting to reduce the size of the circuit as a whole has limits since large physical gaps or air spaces are required at different areas of the final circuit.
  • the isolators require additional support circuitry and sychronised drive waveforms, all of which occupy physical space m the final design and additional cost.
  • a defibrillator as specified m claim 1 and/or any one or more of the claims dependent thereon.
  • an "uncontrolled solid state device” means a two-terminal solid state device which, without the application of any external control signal, automatically undergoes a transition from a high impedance state to a lower impedance state when a voltage greater than a predetermined threshold is applied across its terminals.
  • a USD can be a single integrated component or can be a circuit constructed from multiple solid state components.
  • a basic example of a USD is a Shockley diode.
  • a “breakover USD” is a USD which transitions to the lower impedance state unconditionally when the applied voltage exceeds the threshold.
  • a "breakunder" USD is a USD which only transitions to the lower impedance state if the applied voltage does not exceed a second threshold greater than the first threshold.
  • Fig. 1 previously described, is a circuit illustrating the "totem-polmg" of two SCRs so that the combination of the two devices can withstand a higher voltage than a single device;
  • Fig. 3 is a circuit diagram of a breakover USD;
  • Figs. 4a, 4b and 4c are, respectively, a circuit diagram, circuit symbol and characteristics of a breakunder USD;
  • Figs. 5a and 5b are, respectively, the circuit symbol and a circuit diagram for a breakunder USD with hysteresis ;
  • F g. 6 is a circuit diagram of a first embodiment of defibrillator according to the invention.
  • Fig. 7 is a circuit diagram of a second embodiment of defibrillator according to the invention.
  • Fig. 8 is an example of the waveform that can be produced by the embodiment of Fig. 7;
  • Fig. 9 is a circuit diagram of a third embodiment of defibrillator according to the invention.
  • Fig. 10 is a circuit diagram of a fourth embodiment of defibrillator according to the invention.
  • Fig. 11 illustrates the fourth embodiment where the output circuit is implemented as a single encapsulated integrated circuit component
  • Fig. 12a is a circuit diagram of a fifth embodiment of defibrillator according to the invention.
  • Fig. 12b is an example of the waveform that can be produced by the embodiment of Fig. 12a.
  • a Shockley Diode uses devices or circuits having the characteristics of Shockley diodes, and which are referred to herein as uncontrolled solid state devices (USDs) as defined aoove .
  • USDs solid state devices
  • a Shockley Diode does not require a gate drive signal to initiate it from a high impedance state to a state of lower impedance.
  • Fig. 2a shows the substrate construction of a Shockley diode as a four layer silicon device witn respective doping densities PI, Nl, P2 and N2.
  • Fig. 2b shows the symbol used to denote a Shockley diode; note that there are only two connecting terminals.
  • a Shockley diode is unidirectional m that it can only change from its default high impedance state to a state of reduced impedance when the polarity of the applied signal is m a particular direction to forward bias tne device, see Fig. 2c. Applying a signal of opposite polarity will fail to change the device' s state unless the voltage exceeds its reverse breakdown voltage (Vr) .
  • Vr reverse breakdown voltage
  • a characteristic of a Shockley diode is that as a voltage is applied across the device in the forward bias direction, the device will only change to its lower impedance state if the voltage exceeds a predetermined threshold (Vth) .
  • Vth a predetermined threshold
  • Shockley diodes are not readily commercially available and those that are typically only capable of withstanding small voltages and currents. However, this limitation can be overcome by arranging other commercially available devices to perform the equivalent function for high voltages and currents .
  • Fig. 3 is a high voltage, hign current, implementation of a "breakover" USD, equivalent to a Shockley diode, using a DIAC and a TRIAC. Note that the overall circuit of Fig. 3 has only two terminals, an anode A' and a cathode K' .
  • the TRIAC will change to a state of low impedance allowing a high current to flow when an appropriate voltage is applied to its gate terminal g.
  • the emitter follower configuration of transistor Tl keeps the voltage applied to the DIAC at point X at approximately 0.7 Volts below the voltage Vb.
  • the DIAC will remain m its default high impedance state unless the voltage across it exceeds its tnreshold voltage Vd . Unless this voltage threshold is exceeded therefore, the USD will remain high impedance between A' and K' . If, however, the voltage at X exceeds the DIAC s threshold Vd, the DIAC will fold back and allow a voltage to appear at the gate of the TRIAC, and the TRIAC will then change to its low impedance state allowing a high current to flow between A' and K' . The overall voltage at which the USD changes state can therefore be accurately set by the voltage divider R1/R2. If the USD is desired to change to its low impedance state when the voltage V across it, i.e.
  • Resistor R3 limits the current flow into the gate terminal of the TRIAC and prevents the gate from being damaged by the relatively high voltage across the terminals A' and K' .
  • any device which can be placed in a low impedance state from an initial state of high impedance could be used in place of the TRIAC in Fig. 3, for example the USD could have employed a combination of IGBTs, SCRs, FETs (field effect transistors) or BJTs (bipolar junction transistor) .
  • IGBTs IGBTs
  • SCRs SCRs
  • FETs field effect transistors
  • BJTs bipolar junction transistor
  • Fig. 4a shows another USD where the device has been configured to change to a state of low impedance if the instantaneous voltage across the anode A' and cathode K' exceeds a well defined threshold VI, yet does not exceed an even higher voltage threshold Vh.
  • the voltage V applied across the device in Fig. 4a is within a well specified range from VI to Vh tne device will enter its low impedance state, while if it is outside this range, the device will remain m its default high impedance mode.
  • the device is termed a "breakunder" USD.
  • Figs. 4b and 4c show the device's circuit symbol and I- V characteristics respectively.
  • the implementation of the breakunder USD in Fig. 4a is similar to that of the breakover device ⁇ Fig. 3.
  • the main difference is the presence of a capacitor Cl and a second transistor T2.
  • Capacitor Cl limits the rate of change of voltage across Rl . This m turn limits the rate of change of voltage across the DIAC. Since the voltage across the DIAC is slow to rise, if the voltage Y at the base of T2, as determined by the voltage divider R4/R5, rises above the forward bias voltage across T2's base emitter-function before the DIAC voltage reaches its threshold Vd, the transistor T2 will turn on to short the gate of the TRIAC to K' and thus inhibit any current flow into the gate of the TRIAC.
  • the upper voltage threshold Vh can be set by the voltage divider R4/R5 and the lower threshold VI can be set as before by R1/R2.
  • Any breakunder device can further be arranged so that, once a voltage has been applied across its terminals large enough to exceed the upper threshold Vh so keeping the device m the high impedance state, if the applied voltage drops m magnitude the device will remain in the high impedance state. In this mode, m order to change to the low impedance state, the current must be reduced to almost zero and then re-applied. This later device is referred to as a breakunder USD with hysteresis.
  • Fig. 5a shows the circuit symbol for a breakunder USD with hysteresis.
  • Fig. 5b shows an implementation of tne device based upon the breakunder device shown m F g.4. Only the differences will be described.
  • a transistor T2 now forms a second emitter follower supplying a second DIAC, DIAC2.
  • the voltage at point Y is designed to have a value equal to the threshold of DIAC2 when the voltage V across A' , K' is equal to an upper threshold Vh . From Fig. 5b it can be seen that, unlike the voltage at point X, the voltage at point Y will instantaneously follow V and will be a proportion of V according to the ratio set by R4 and R5.
  • a second TRIAC, TRIAC2 will enter a low impedance state. As soon as TRIAC2 enters its low impedance state, the voltage Vb at the base of Tl will reduce to almost zero. Once TRIAC2 has entered a low impedance state Tl cannot supply any current to DIAC1 and therefore the gate of TRIAC1.
  • This "feedback" enhancement of Fig. 4 has introduced a level of hysteresis m to the arrangement.
  • the combination of R", R5 and T2 means that DIAC2 does not pass current and with DIAC1 now passing current, once the voltage across Cl has had sufficient time to rise, to the gate of TRIACl, TRIACl enters its low impedance state. If, however, the applied voltage is greater than the upper threshold Vh, then the combination of R4 , R5 and T2 means that DIAC2 does pass current to the gate of TRIAC2 thereby inhibiting DIAC1 and keeping TRIACl m its h ⁇ g_ impedance state.
  • any of the USDs of Figs. 3 to 5 could be implemented as doped silicon layers in a single discrete integrated device. None of the devices require any external control and have the characteristic that they will conduct if the voltage across their two terminals A' and K' is either above and/or below a specified thresnold. Another characteristic is that once m their low impedance state, they can only be returned to their high impedance state if the current flow through them is reduced to near zero. At exactly which current they will drop-out is dependent upon the particular device used.
  • Fig. 6 shows a basic embodiment of a defibrillator according to the invention, designed to provide a monophasic output voltage pulse across a pair of patient electrodes A and B.
  • the defibrillator has an energy source 60, m this instance a capacitor which is charged up by a charging circuit 62, and an output circuit for connecting the voltage on the capacitor across the electrodes A, B upon the occurrence of a control signal 64.
  • the output circuit comprises a first current path connecting the +ve side of the energy source 60 to the electrode A and a second current path connecting the -ve side of the energy source to the electrode B.
  • the first current path contains a breakover USD, USDl (bo)
  • the second current path contains an IGBT, IGBTl.
  • the brea ⁇ over USDl (bo) will allow the current from the energy soiree 60 to flow through the load (patient) connected across tne output electrodes A and B if the voltage applied from the energy source is large enough to exceed its threshold.
  • the breakover USDl (bo) can be constructed as described with reference to Fig. 3.
  • the use of the USD between electrode A and the +ve terminal of the energy source means that there is no isolated controlling circuit connection required.
  • the on_y controlling element m the circuit of F g. 6 is the gate of IGBTl and this is referenced to the circuit ground so ro isolation barr ⁇ e__ is needed.
  • the conventional diode Dl is used to prevent current flow back into the charging circuitry when charging is complete.
  • the output generated by the circuit of Fig. 6 is a simple monophasic truncated exponential waveform.
  • Fig. 6 shows only one USD in the first current path, it will be understood tnat the voltage that can be withstood by tne output circuit the high impedance state can be increased by totem-polmg two or more USDs the first current path, as described previously. Two or more USDs in series actually behave just like a single USD with a threshold Vtn which is the sum of the thresholds of the individual devices.
  • F g. 7 shows an embodiment of a defibrillator according to the invention, designed to provide a biohasic truncated exponential output voltage pulse across the patient electrodes A and B.
  • the embodiment of Fig. 6 has been modified to add third and fourth current paths, shown by dashed lines.
  • the third current path connects the +ve side of the energy source 60 to the electrode B and the fourth current path connects the -ve side of the energy source to the electrode A.
  • the third current path contains two "totem-poled" SCRs, SCR1 and SCR2, while the fourth current path contains a further IGBT, IGBT2.
  • the first and second current patns are as before, except that the first current path is shown with two totem-poled breakover USDs, USDl (bo) and USD2 (bo) .
  • the USDs may be as shown m Fig. 3.
  • tne SCRs have isolated gate drives.
  • the energy source 60 is first charged to a voltage exceeding the threshold Vth of the totem- poled USDs. Then, at time tO (see Fig. 8), the device IGBTl is given a gate pulse 64 placing it into its low impedance state. This places substantially the entire voltage of the energy source across the totem-poled USDs (two USDs are used as previously stated to increase the voltage that tne circuit can withstand) . The USDs therefore turn on (the devices SCRl, SCR2 and IGBT2 remaining m their high impedance state) , and a current flows through the load from electrode A to electrode B. As energy is removed from the energy source by the load, the voltage applied by the energy source decays.
  • the IGBTl has its gate signal removed and it returns to its high impedance state. This causes the current in the circuit to reduce to almost zero so returning the devices USDl (bo) and USD2 (bo) to their high impedance states.
  • the instant tl is chosen so that at that point the voltage remaining on the energy source is below tne threshold Vth of the totem-poled devices USDl (bo) and USD2 (bo) .
  • the devices IGBT2, SCRl and SCR2 are given simultaneous gate drive pulses 64' to place them their low impedance state.
  • a discharge current flows in the opposite direction through the load, i.e. from electrode B to electrode A.
  • nas elapsed the gate drive to device IGBT2 is removed at t3 and the current flowing m the circuit is reduced almost to zero. Again this causes the two SCRs to also return to their high impedance state.
  • the resulting output is as shown Fig. 8.
  • Fig. 9 shows a third embodiment of the invention. This differs from the embodiment of Fig. 7 m that the totem-poled SCRs, SCRl and SCR2, have been replaced by totem-poled breakunder USDs with hysteresis, USD3 (bu) and USD4 (bu) .
  • the energy source 60 is first charged to a voltage greater than the threshold Vth of the totem- poled breakover USDs and also greater than the upper voltage threshold Vh of the totem-poled breakunder USDs. Then, at time tO (see Fig. 8, which also apples in this case) , the device IGBTl is given a gate pulse 64 placing it into its low impedance state. This places substantially the entire voltage of the energy source across the totem-poled breakover USDs, USDl (bo) and USD2 (bo) . All other devices remain m their high impedance state (the breakunder USDs because the voltage is above their upper threshold Vh; this is important because otherwise tney would turn on and bypass the load) .
  • the breakover USDs therefore turn on and a current flows through the load from electrode A to electrode B.
  • the voltage applied by the energy source decays.
  • the IGBTl has its gate signal removed and it returns to its high impedance state. This causes the current in the circuit to reduce to almost zero so returning the devices USDl (bo) and USD2 (bo) to their high impedance states.
  • the instant tl is chosen so that at that point the voltage remaining on the energy source is below the threshold Vth of the totem-poled devices USDl (bo) and USD2(bo) but between the upper and lower voltage thresholds VI, Vh of the totem-poled devices USD3 (bu) and USD4 (bu) .
  • the device IGBT2 is given a gate drive pulse 64' to place it in its low impedance state.
  • the devices USD3 (bu) and USD4 (bu) turn on, because the voltage applied across them is between their upper and lower voltage thresholds, and a discharge current flows m the opposite direction through the load, i.e. from electrode B to electrode A.
  • the gate drive to device IGBT2 is removed at t3 and the current flowing in the circuit is reduced almost to zero. Again this causes USD3 (bu) and USD (bu) to return to their high impedance state.
  • the resulting output is as shown in Fig. 8.
  • Fig. 10 shows a fourth embodiment of the invention.
  • Th__s differs from the embodiment of Fig. 9 m that the two IGBTs, IGBTl and IGBT2, have been replaced by a breakover USD, USD5(bo), and a breakunder USD, USD6(bu), respectively.
  • an IGBT (IGBT3) has been added in common to the second and fourth current paths.
  • the circuit uses single USDs (USDl (bo) and USD3 (bu) respectively) the first and third current paths, although as described two or more such devices can be totem-poled m each path to increase the ability of the circuit to withstand higher voltages.
  • this arrangement has added another circuit element, IGBT3, the output circuit is fully automatic and all devices connected to the load across A and B are uncontrolled. The only controlling signal required is the signal to the gate of IGBT3 in the common ground return .
  • a gate drive pulse 64 applied to ICBT3 will turn on USDl (bo) and USD5 (bo) and cause current to follow through the load in the direction from A to B. Removing the gate drive to IGBT3 after a pre-determmed time interval will, as before, reduce the current in the circuit to almost zero and all devices will return to their high impedance states.
  • the voltage across the energy storage device is now less than the threshold for USDl (bo) and USD5(bo), and furthermore providing the voltage is within the threshold required to allow the break-under devices USD3 (bu) and USD6 (bu) to enter their low impedance states, the application of a second gate pulse 64' to IGBT3 will cause the current to flow through the load in the opposite direction from B to A. Again, this causes the biphasic waveform of Fig. 8 to be generated.
  • FIG. 11 shows the block diagram of a circuit including such an integrated circuit 66 - note that even the gate drive circuit for the IGBT can be included m the module, leaving the control terminal into the circuit requiring a standard TTL type signal. This represents an enormous saving m terms of cost, size and complexity.
  • the energy source is a programmable active power supply 68, rather than a passive capacitor.
  • the energy source is designed to supply a programmed constant DC voltage, and with this voltage set at a level above the conducting threshold Vth of breakover devices USDl (bo) and USD5 (bo) and greater than the low impedance threshold range of oreak-under devices
  • the invention therefore provides an improved means to generate a large variety of pulses and pulse shapes, but does so with less components and a much greater simplicity than is currently available by other means
  • each current path to or from an electrode A or B can contain only a single USD or other solid state device or two or more such devices totem-poled according to voltage requirements .

Landscapes

  • Health & Medical Sciences (AREA)
  • Cardiology (AREA)
  • Heart & Thoracic Surgery (AREA)
  • Engineering & Computer Science (AREA)
  • Biomedical Technology (AREA)
  • Nuclear Medicine, Radiotherapy & Molecular Imaging (AREA)
  • Radiology & Medical Imaging (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Animal Behavior & Ethology (AREA)
  • General Health & Medical Sciences (AREA)
  • Public Health (AREA)
  • Veterinary Medicine (AREA)
  • Electrotherapy Devices (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)

Abstract

A defribrillator comprises first and second electrodes (A, B) for application to a patient, a voltage source (60), and an output circuit for connecting the voltage source across the electrodes upon the occurrence of a control signal (64). The output circuit includes a first current path connecting one side of the voltage source to the first electrode (A) and a second current path connecting the other side of the voltage source to the second electrode (B). Each of the current paths contains at least one solid state switching device USD1 (bo) or IGBT1. The switching device (s) USD1 (bo) in at least one of the current paths has no external control and characteristics similar to a Shockley diode.

Description

Ά DEFIBRILLATOR
This invention relates to a defibrillator, in particular but not exclusively an external defibrillator.
External defibπllators correct an abnormal heart rhythm, such as Ventricular Fibrillation (VF) or Ventricular Tachycardia (VT) , using a high energy shock pulse delivered to a patient using electrodes attached to the patient's torso. Attaching the electrodes externally to the patient' s torso means that these devices can be portable and carried by emergency personnel. Unfortunately, delivering the pulses to the patient' s chest externally means that higher energies are required than would be the case for implantable defibrillators that connect directly to tne heart' s surface. The requirement for higher energies has meant that these devices are larger and heavier than the operators would desire. Reducing both the size and cost of external defibrillators will mean that the devices can be carried with greater ease and that more personnel will be able to afford the devices.
Prior art defibrillators which deliver a monophasic or biphasic truncated exponential waveform do so by applying control or drive signals to an arrangement of silicon devices. Rather than using mechanical switches or relays which provide a direct electrical connection, silicon devices can be driven from a high impedance state to a state of lower impedance using a control signal. This process is much faster than would be obtainable from mechanical switches and allows waveforms of several milliseconds to be accurately produced. These methods, however, are complex ana costly due to the need for isolation of the high voltage devices from the low voltage controllers by, for example, the use of opto-isolators or coupling transformers .
Typically, prior art methods have used silicon controlled rectifiers (SCRs) and insulated gate bιpo__ar transistors (IGBTs). These devices can conduct pulses m excess of 1000V using gate drive circuits that are only rated ar several tens of volts. However, current commercial devices are incapable of withstanding any more than approximately 1200 Volts. Therefore, m order to conduct pulses m excess of the several thousand volts typically needed for external defibrillation, several devices need to be placed on top of one another. This is a concept known as "totem- poling" and is well known to those skilled m the art. Without totem-polmg, the SCRs would spontaneously change to their low impedance state once their maximum voltage rating had been exceeded. Similarly, an IGBT will destructively fail if it's maximum voltage is exceeded. Furthermore, an SCR will spontaneously change state if the rate of change of voltage (δV/δt) is exceeded.
Fig. 1 is shown by way of example and includes two SCRs, SCR1 and SCR2, totem-poled together. In Fig. _ the gate drive circuit GD2 to the upper device SCR2 is floating above signal ground at point B, which is at a voltage VI equal to the voltage across the lower device SCR1 between points B and C. It is for this reason that the gate drive to SCR2 needs to be isolated from the common ground point C. In Fig. 1 this isolation is achieved by a transformer coupler T. The transformer allows the pulse to cross the isolation barrier IB without any direct electrical connection. The whole arrangement functions equivalent to a single SCR with increased voltage capability, provided the gate drive waveforms to SCR1 and SCR2 are synchronised. The gate drive waveforms are usually generated by logic circuitry from a timing controller. The use of isolated drive circuits to control these silicon devices means that attempting to reduce the size of the circuit as a whole has limits since large physical gaps or air spaces are required at different areas of the final circuit. Furthermore, the isolators require additional support circuitry and sychronised drive waveforms, all of which occupy physical space m the final design and additional cost.
It is an object of tne invention to provide an improved defibrillator m which these disadvantages are mitigated or avoided.
According to an aspect of the invention, there is provided a defibrillator as specified m claim 1 and/or any one or more of the claims dependent thereon.
The invention is also directed to a method by which the described apparatus operates and including method steps for carrying out every f nction of the apparatus . In tne present specification an "uncontrolled solid state device" (USD) means a two-terminal solid state device which, without the application of any external control signal, automatically undergoes a transition from a high impedance state to a lower impedance state when a voltage greater than a predetermined threshold is applied across its terminals. A USD can be a single integrated component or can be a circuit constructed from multiple solid state components. A basic example of a USD is a Shockley diode.
A "breakover USD" is a USD which transitions to the lower impedance state unconditionally when the applied voltage exceeds the threshold.
A "breakunder" USD is a USD which only transitions to the lower impedance state if the applied voltage does not exceed a second threshold greater than the first threshold.
Embodiments of the invention will now be described, by way of example, with reference to the accompanying drawings, m which:
Fig. 1, previously described, is a circuit illustrating the "totem-polmg" of two SCRs so that the combination of the two devices can withstand a higher voltage than a single device;
Figs. 2a, 2b and 2c are, respectively, the substrate construction, circuit symbol and I=V characteristics of a Shocl-cley diode; Fig. 3 is a circuit diagram of a breakover USD;
Figs. 4a, 4b and 4c are, respectively, a circuit diagram, circuit symbol and
Figure imgf000007_0001
characteristics of a breakunder USD;
Figs. 5a and 5b are, respectively, the circuit symbol and a circuit diagram for a breakunder USD with hysteresis ;
F g. 6 is a circuit diagram of a first embodiment of defibrillator according to the invention;
Fig. 7 is a circuit diagram of a second embodiment of defibrillator according to the invention;
Fig. 8 is an example of the waveform that can be produced by the embodiment of Fig. 7;
Fig. 9 is a circuit diagram of a third embodiment of defibrillator according to the invention;
Fig. 10 is a circuit diagram of a fourth embodiment of defibrillator according to the invention;
Fig. 11 illustrates the fourth embodiment where the output circuit is implemented as a single encapsulated integrated circuit component;
Fig. 12a is a circuit diagram of a fifth embodiment of defibrillator according to the invention; and Fig. 12b is an example of the waveform that can be produced by the embodiment of Fig. 12a.
The embodiments of the invention to be described herein use devices or circuits having the characteristics of Shockley diodes, and which are referred to herein as uncontrolled solid state devices (USDs) as defined aoove . Unlike SCRs and IGBTs, a Shockley Diode does not require a gate drive signal to initiate it from a high impedance state to a state of lower impedance.
Fig. 2a shows the substrate construction of a Shockley diode as a four layer silicon device witn respective doping densities PI, Nl, P2 and N2.
Fig. 2b shows the symbol used to denote a Shockley diode; note that there are only two connecting terminals. Essentially a Shockley diode is unidirectional m that it can only change from its default high impedance state to a state of reduced impedance when the polarity of the applied signal is m a particular direction to forward bias tne device, see Fig. 2c. Applying a signal of opposite polarity will fail to change the device' s state unless the voltage exceeds its reverse breakdown voltage (Vr) . A characteristic of a Shockley diode is that as a voltage is applied across the device in the forward bias direction, the device will only change to its lower impedance state if the voltage exceeds a predetermined threshold (Vth) . Shockley diodes, however, are not readily commercially available and those that are typically only capable of withstanding small voltages and currents. However, this limitation can be overcome by arranging other commercially available devices to perform the equivalent function for high voltages and currents .
Fig. 3 is a high voltage, hign current, implementation of a "breakover" USD, equivalent to a Shockley diode, using a DIAC and a TRIAC. Note that the overall circuit of Fig. 3 has only two terminals, an anode A' and a cathode K' . The TRIAC will change to a state of low impedance allowing a high current to flow when an appropriate voltage is applied to its gate terminal g. The combination of resistors Rl and R2 form a voltage divider, dividing the voltage V down to a voltage Vb, referenced to the cathode K' , at tne base of the transistor Tl, where Vb=V [R2/ (R1+R2) ] . The emitter follower configuration of transistor Tl keeps the voltage applied to the DIAC at point X at approximately 0.7 Volts below the voltage Vb.
The DIAC will remain m its default high impedance state unless the voltage across it exceeds its tnreshold voltage Vd . Unless this voltage threshold is exceeded therefore, the USD will remain high impedance between A' and K' . If, however, the voltage at X exceeds the DIAC s threshold Vd, the DIAC will fold back and allow a voltage to appear at the gate of the TRIAC, and the TRIAC will then change to its low impedance state allowing a high current to flow between A' and K' . The overall voltage at which the USD changes state can therefore be accurately set by the voltage divider R1/R2. If the USD is desired to change to its low impedance state when the voltage V across it, i.e. across the terminals A' and K' , reaches a certain threshold Vth, then tne values of Rl and R2 are chosen such that this voltage Vth causes the voltage at X to be equal to the DIAC threshold voltage Vd; i.e. one solves the equation Vd= [Vth (R2/ (R1+R2 ) ) ] -0.7 for Rl and R2. Resistor R3 limits the current flow into the gate terminal of the TRIAC and prevents the gate from being damaged by the relatively high voltage across the terminals A' and K' . Note that with the state change of the device being determined by the ratio of Rl and R2, and the supply to the DIAC being performed by R3 through the current gain of Tl, the values of both Rl and R2 can be kept high. Using high impedance values for Rl and R2 means that in the high impedance state there is very little current leakage through the USD. The diode Dl opposes any current flow in the reverse bias direction and in effect determines the reverse breakdown characteristics for the USD.
Note that any device which can be placed in a low impedance state from an initial state of high impedance could be used in place of the TRIAC in Fig. 3, for example the USD could have employed a combination of IGBTs, SCRs, FETs (field effect transistors) or BJTs (bipolar junction transistor) . The various implementations possible will be known to those skilled in the art.
Fig. 4a shows another USD where the device has been configured to change to a state of low impedance if the instantaneous voltage across the anode A' and cathode K' exceeds a well defined threshold VI, yet does not exceed an even higher voltage threshold Vh. In other words, if the voltage V applied across the device in Fig. 4a is within a well specified range from VI to Vh tne device will enter its low impedance state, while if it is outside this range, the device will remain m its default high impedance mode. With this particular characteristic the device is termed a "breakunder" USD. Figs. 4b and 4c show the device's circuit symbol and I- V characteristics respectively.
The implementation of the breakunder USD in Fig. 4a is similar to that of the breakover device ι^ Fig. 3. The main difference is the presence of a capacitor Cl and a second transistor T2. Capacitor Cl limits the rate of change of voltage across Rl . This m turn limits the rate of change of voltage across the DIAC. Since the voltage across the DIAC is slow to rise, if the voltage Y at the base of T2, as determined by the voltage divider R4/R5, rises above the forward bias voltage across T2's base emitter-function before the DIAC voltage reaches its threshold Vd, the transistor T2 will turn on to short the gate of the TRIAC to K' and thus inhibit any current flow into the gate of the TRIAC. Using this arrangement, the upper voltage threshold Vh can be set by the voltage divider R4/R5 and the lower threshold VI can be set as before by R1/R2.
Any breakunder device can further be arranged so that, once a voltage has been applied across its terminals large enough to exceed the upper threshold Vh so keeping the device m the high impedance state, if the applied voltage drops m magnitude the device will remain in the high impedance state. In this mode, m order to change to the low impedance state, the current must be reduced to almost zero and then re-applied. This later device is referred to as a breakunder USD with hysteresis.
Fig. 5a shows the circuit symbol for a breakunder USD with hysteresis. Fig. 5b shows an implementation of tne device based upon the breakunder device shown m F g.4. Only the differences will be described. A transistor T2 now forms a second emitter follower supplying a second DIAC, DIAC2. The voltage at point Y is designed to have a value equal to the threshold of DIAC2 when the voltage V across A' , K' is equal to an upper threshold Vh . From Fig. 5b it can be seen that, unlike the voltage at point X, the voltage at point Y will instantaneously follow V and will be a proportion of V according to the ratio set by R4 and R5. If the voltage V causes the voltage at Y to exceed the voltage threshold of DIAC2, then a second TRIAC, TRIAC2, will enter a low impedance state. As soon as TRIAC2 enters its low impedance state, the voltage Vb at the base of Tl will reduce to almost zero. Once TRIAC2 has entered a low impedance state Tl cannot supply any current to DIAC1 and therefore the gate of TRIAC1. This "feedback" enhancement of Fig. 4 has introduced a level of hysteresis m to the arrangement. The only way now for TRIACl to enter its low impedance state is for the voltage across A' , K' to be reduced to zero and then a new voltage applied which has a value between the lower threshold set by Rl, R2 and DIAC1 and the upper threshold set by R4, R5 and DIAC2. This device has essentially three modes, two high impedance and one low impedance. If the instantaneous voltage applied to tne arrangement is below the lower threshold VI, then the combination of Rl, R2 and Tl means that DIAC1 does not pass current and TRIACl remains m it's high impedance state. If the applied voltage is greater than the lower tnreshold VI and less than the upper tnreshold Vh, then the combination of R", R5 and T2 means that DIAC2 does not pass current and with DIAC1 now passing current, once the voltage across Cl has had sufficient time to rise, to the gate of TRIACl, TRIACl enters its low impedance state. If, however, the applied voltage is greater than the upper threshold Vh, then the combination of R4 , R5 and T2 means that DIAC2 does pass current to the gate of TRIAC2 thereby inhibiting DIAC1 and keeping TRIACl m its hιg_ impedance state.
It should be noted that any of the USDs of Figs. 3 to 5 could be implemented as doped silicon layers in a single discrete integrated device. None of the devices require any external control and have the characteristic that they will conduct if the voltage across their two terminals A' and K' is either above and/or below a specified thresnold. Another characteristic is that once m their low impedance state, they can only be returned to their high impedance state if the current flow through them is reduced to near zero. At exactly which current they will drop-out is dependent upon the particular device used.
Fig. 6 shows a basic embodiment of a defibrillator according to the invention, designed to provide a monophasic output voltage pulse across a pair of patient electrodes A and B. The defibrillator has an energy source 60, m this instance a capacitor which is charged up by a charging circuit 62, and an output circuit for connecting the voltage on the capacitor across the electrodes A, B upon the occurrence of a control signal 64. The output circuit comprises a first current path connecting the +ve side of the energy source 60 to the electrode A and a second current path connecting the -ve side of the energy source to the electrode B. The first current path contains a breakover USD, USDl (bo) , while the second current path contains an IGBT, IGBTl. The breaκover USDl (bo) will allow the current from the energy soiree 60 to flow through the load (patient) connected across tne output electrodes A and B if the voltage applied from the energy source is large enough to exceed its threshold. The breakover USDl (bo) can be constructed as described with reference to Fig. 3.
Initially, both sides of the load see a high impedance into A and B. Applying a gate drive pulse 64 to IGBTl turns the latter on and drops the entire energy source voltage across USDl (bo). Provided the energy source is charged to a voltage above the threshold for USDl (bo), the latter will change to its low impedance state. The energy source now begins to discharge into the load. Removing the drive pulse 64 from the gate of IGBTl after a pre-determmed time period causes IGBTl to return to its high impedance state and the current in the circuit reduces to approximately zero. With almost zero current flow, the device USDl (bo) recovers and the load once again sees a high impedance on both sides of A and B.
The use of the USD between electrode A and the +ve terminal of the energy source means that there is no isolated controlling circuit connection required. The on_y controlling element m the circuit of F g. 6 is the gate of IGBTl and this is referenced to the circuit ground so ro isolation barrιe__ is needed. The conventional diode Dl is used to prevent current flow back into the charging circuitry when charging is complete. The output generated by the circuit of Fig. 6 is a simple monophasic truncated exponential waveform.
Although Fig. 6 shows only one USD in the first current path, it will be understood tnat the voltage that can be withstood by tne output circuit the high impedance state can be increased by totem-polmg two or more USDs the first current path, as described previously. Two or more USDs in series actually behave just like a single USD with a threshold Vtn which is the sum of the thresholds of the individual devices.
F g. 7 shows an embodiment of a defibrillator according to the invention, designed to provide a biohasic truncated exponential output voltage pulse across the patient electrodes A and B. Essentially, the embodiment of Fig. 6 has been modified to add third and fourth current paths, shown by dashed lines. The third current path connects the +ve side of the energy source 60 to the electrode B and the fourth current path connects the -ve side of the energy source to the electrode A. The third current path contains two "totem-poled" SCRs, SCR1 and SCR2, while the fourth current path contains a further IGBT, IGBT2. The first and second current patns are as before, except that the first current path is shown with two totem-poled breakover USDs, USDl (bo) and USD2 (bo) . The USDs may be as shown m Fig. 3. For reasons previously described, tne SCRs have isolated gate drives.
In operation, the energy source 60 is first charged to a voltage exceeding the threshold Vth of the totem- poled USDs. Then, at time tO (see Fig. 8), the device IGBTl is given a gate pulse 64 placing it into its low impedance state. This places substantially the entire voltage of the energy source across the totem-poled USDs (two USDs are used as previously stated to increase the voltage that tne circuit can withstand) . The USDs therefore turn on (the devices SCRl, SCR2 and IGBT2 remaining m their high impedance state) , and a current flows through the load from electrode A to electrode B. As energy is removed from the energy source by the load, the voltage applied by the energy source decays. At a later time tl, the IGBTl has its gate signal removed and it returns to its high impedance state. This causes the current in the circuit to reduce to almost zero so returning the devices USDl (bo) and USD2 (bo) to their high impedance states. The instant tl is chosen so that at that point the voltage remaining on the energy source is below tne threshold Vth of the totem-poled devices USDl (bo) and USD2 (bo) .
Now, at a time t2 following shortly after tl, the devices IGBT2, SCRl and SCR2 are given simultaneous gate drive pulses 64' to place them their low impedance state. Now a discharge current flows in the opposite direction through the load, i.e. from electrode B to electrode A. After a further pre- determined time period nas elapsed the gate drive to device IGBT2 is removed at t3 and the current flowing m the circuit is reduced almost to zero. Again this causes the two SCRs to also return to their high impedance state. The resulting output is as shown Fig. 8.
In this circuit isolated gate drives are required for the SCRs. However, only two such isolated gate drives are required m this case. The methods used by prior art would have required at least four isolated gate drive circuits . Also only four devices are required to Pe controlled in total instead of the six control lines previously necessary. Fig. 9 shows a third embodiment of the invention. This differs from the embodiment of Fig. 7 m that the totem-poled SCRs, SCRl and SCR2, have been replaced by totem-poled breakunder USDs with hysteresis, USD3 (bu) and USD4 (bu) .
In operation, the energy source 60 is first charged to a voltage greater than the threshold Vth of the totem- poled breakover USDs and also greater than the upper voltage threshold Vh of the totem-poled breakunder USDs. Then, at time tO (see Fig. 8, which also apples in this case) , the device IGBTl is given a gate pulse 64 placing it into its low impedance state. This places substantially the entire voltage of the energy source across the totem-poled breakover USDs, USDl (bo) and USD2 (bo) . All other devices remain m their high impedance state (the breakunder USDs because the voltage is above their upper threshold Vh; this is important because otherwise tney would turn on and bypass the load) . The breakover USDs therefore turn on and a current flows through the load from electrode A to electrode B. As energy is removed from the energy source by the load, the voltage applied by the energy source decays. At a later time tl, the IGBTl has its gate signal removed and it returns to its high impedance state. This causes the current in the circuit to reduce to almost zero so returning the devices USDl (bo) and USD2 (bo) to their high impedance states. The instant tl is chosen so that at that point the voltage remaining on the energy source is below the threshold Vth of the totem-poled devices USDl (bo) and USD2(bo) but between the upper and lower voltage thresholds VI, Vh of the totem-poled devices USD3 (bu) and USD4 (bu) .
Now, at a time t2 following shortly after tl, the device IGBT2 is given a gate drive pulse 64' to place it in its low impedance state. Now the devices USD3 (bu) and USD4 (bu) turn on, because the voltage applied across them is between their upper and lower voltage thresholds, and a discharge current flows m the opposite direction through the load, i.e. from electrode B to electrode A. After a further pre- determined time period has elapsed the gate drive to device IGBT2 is removed at t3 and the current flowing in the circuit is reduced almost to zero. Again this causes USD3 (bu) and USD (bu) to return to their high impedance state. The resulting output is as shown in Fig. 8.
Of parcicular note is that for this arrangement there are no isolated connection gate control connections to any of the devices m the circuit. Also only two devices (IGBTl and IGBT2) require control signals and these are both direct electrical connections referenced tc circuit ground. This is a significant saving m size and component cost. Furthermore, to control the entire circuit only requires two control signals rather than the five that would be otherwise be necessary. The control circuit can now simply pulse one IGBT, IGBTl, to produce the first phase of the output waveform and pulse the second IGBT, IGBT2, to produce the second phase of the output.
Fig. 10 shows a fourth embodiment of the invention. Th__s differs from the embodiment of Fig. 9 m that the two IGBTs, IGBTl and IGBT2, have been replaced by a breakover USD, USD5(bo), and a breakunder USD, USD6(bu), respectively. Also, an IGBT (IGBT3) has been added in common to the second and fourth current paths. For simplicity the circuit uses single USDs (USDl (bo) and USD3 (bu) respectively) the first and third current paths, although as described two or more such devices can be totem-poled m each path to increase the ability of the circuit to withstand higher voltages. Although this arrangement has added another circuit element, IGBT3, the output circuit is fully automatic and all devices connected to the load across A and B are uncontrolled. The only controlling signal required is the signal to the gate of IGBT3 in the common ground return .
In operation, having charged the energy storage device 60 to a voltage greater m magnitude than the threshold of breakover devices USDl (bo) and USD5(bo), and also nigh enough not to enter the threshold range which would place USD3 (bu) and USD6 (bu) into their low impedance state, a gate drive pulse 64 applied to ICBT3 will turn on USDl (bo) and USD5 (bo) and cause current to follow through the load in the direction from A to B. Removing the gate drive to IGBT3 after a pre-determmed time interval will, as before, reduce the current in the circuit to almost zero and all devices will return to their high impedance states. Provided the voltage across the energy storage device is now less than the threshold for USDl (bo) and USD5(bo), and furthermore providing the voltage is within the threshold required to allow the break-under devices USD3 (bu) and USD6 (bu) to enter their low impedance states, the application of a second gate pulse 64' to IGBT3 will cause the current to flow through the load in the opposite direction from B to A. Again, this causes the biphasic waveform of Fig. 8 to be generated.
Note that not only is there no requirement for any isolated connections to any of the devices but only one single device needs to have a gate drive signal applied in order for the whole circuit to be fully operated. It will be appreciated that this arrangement means that the whole output circuit including USDl (bo) , USD5 (bo) , USD3(bu), USD6(bu) and IGBT3 could be easily implemented as a single integrated solid state component. This would further mean that the entire output stage would be a single encapsulated integrated module only requiring 5 connections. These connections would be a common ground connection, an input from an energy source, two output connections to the electrodes A and B and a single input control connection referenced to the common ground which would control the module. Fig. 11 shows the block diagram of a circuit including such an integrated circuit 66 - note that even the gate drive circuit for the IGBT can be included m the module, leaving the control terminal into the circuit requiring a standard TTL type signal. This represents an enormous saving m terms of cost, size and complexity.
In a fifth embodiment of the invention, which is a modification of that shown m Fig. 10, and may likewise be formed with the output circuit as a single integrated circuit component, the energy source is a programmable active power supply 68, rather than a passive capacitor. Referring to Fig. 12a, here the energy source is designed to supply a programmed constant DC voltage, and with this voltage set at a level above the conducting threshold Vth of breakover devices USDl (bo) and USD5 (bo) and greater than the low impedance threshold range of oreak-under devices
USD3(bu) and USD6(bu), the current again flows through the load from A to B. Setting the programmable power supply then to supply a voltage of zero volts for a pre-determmed time interval causes all the devices to return to their high impedance state. Further setting it to supply a voltage which is less than the thresnolds for USDl (bo) and USD5 (bo) , and within the threshold range required to allow the breakunder devices USD3 (bu) and USD6(bu) to enter their low impedance state, will cause tne current to flow in the opposite direction from B to A. The resulting waveform can be seen by way of example m Fig. 12b. It would alsd be possible to have several energy sources selectable by placing additional USDs withm the circuit arrangement. Which energy source is to be used to supply the output circuit could then be selected at whatever times are desirable to achieve the pulse shape required.
The invention therefore provides an improved means to generate a large variety of pulses and pulse shapes, but does so with less components and a much greater simplicity than is currently available by other means
It should be appreciated that further current paths containing USDs or other solid state devices could be added between the energy source and the electrodes A and B in any of the circuits described above, thereby allowing a third, fourth or subsequent phase to be added in a pre-determmed polarity.
It should also be appreciated that further protective components may be necessary for reliable operation of tne circuits in practice. By way of example, an inductor could be placed series with the output of tne energy source to limit the rate of change of cαrrent in the circuit. Such additions are well known to those skilled m the art.
As previously shown, the use of totem-pol g to increase the amount of voltage that the circuit can withstand is well known to those skilled m the art. In all the preceding embodiments, therefore, each current path to or from an electrode A or B can contain only a single USD or other solid state device or two or more such devices totem-poled according to voltage requirements .
The invention is not limited fo the embodiments described herein which may be modified or varied without departing from the scope of the invention.

Claims

CLAIMS :
1. A defibrillator comprising first and second electrodes for application to a patient, a voltage source, and an output circuit for connecting the voltage source across the electrodes upon the occurrence of at least one control signal, wherein the output circuit includes a first current path connecting one side of the voltage source to the first electrode and a second current path connecting the other side of the voltage source to the second electrode, each of the first and second current paths containing at least one solid state switching device, and the or each switching device m at least one of the first and second current paths being a USD as defined herein.
2. A defibrillator as claimed m claim 1, wherein the output circuit further includes a third current path connecting the one side of the voltage source to the second electrode and a fourth current path connecting the other side of the voltage source to the first electrode, each of the third and fourth current paths also containing at least one solid state switching device .
3. A defibrillator as claimed m claim 1 or claim 2, wherein the or each switching device each of the first and third current paths is a USD.
4. A defibrillator as claimed m claim 3, wherein the or each USD in the first current path is a breakover USD and the or each USD in the third current path is a breakunder USD.
5. A defibrillator as claimed in claim 4, wherein each of the second and fourth current paths contains a controlled solid state switching device.
6. A def brillator as claimed m claim 4, wherein the or each USD m the second current path is a breakover USD and the or each USD m the fourth current path is a breakunder USD, the output circuit also including a controlled solid state switching device common to the second and fourth current paths.
7. A defibrillator as claimed in any preceding claim, wherein the voltage source is a capacitor.
8. A defibrillator as claimed in any one of claims 1 to 6, wherein the voltage source is a programmable voltage source.
9. A defibrillator as claimed m any preceding claim, wherein the or each USD is a single integrated solid state device.
10. A defibrillator as claimed in any one of claims 1 to 8, wherein the output circuit is a single integrated solid state device.
PCT/IB2001/000439 2000-02-18 2001-02-13 A defibrillator Ceased WO2001060454A1 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
EP01914105A EP1259291B1 (en) 2000-02-18 2001-02-13 A defibrillator
AT01914105T ATE249266T1 (en) 2000-02-18 2001-02-13 DEFIBRILLATOR
US10/182,746 US6996436B2 (en) 2000-02-18 2001-02-13 Defibrillator with uncontrolled solid state switching
AU39484/01A AU779375B2 (en) 2000-02-18 2001-02-13 A defibrillator
DE60100749T DE60100749T2 (en) 2000-02-18 2001-02-13 DEFIBRILLATOR
JP2001559545A JP4294905B2 (en) 2000-02-18 2001-02-13 Defibrillator

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
IES2000/0140 2000-02-18
IE20000140 2000-02-18

Publications (2)

Publication Number Publication Date
WO2001060454A1 true WO2001060454A1 (en) 2001-08-23
WO2001060454B1 WO2001060454B1 (en) 2001-11-08

Family

ID=11042567

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2001/000439 Ceased WO2001060454A1 (en) 2000-02-18 2001-02-13 A defibrillator

Country Status (8)

Country Link
US (1) US6996436B2 (en)
EP (1) EP1259291B1 (en)
JP (1) JP4294905B2 (en)
CN (1) CN1404406A (en)
AT (1) ATE249266T1 (en)
AU (1) AU779375B2 (en)
DE (1) DE60100749T2 (en)
WO (1) WO2001060454A1 (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007131625A1 (en) 2006-05-12 2007-11-22 Heartsine Technologies Limited Switching circuit
EP2229215B1 (en) * 2007-12-12 2014-04-09 Cardiac Pacemakers, Inc. Painless non-stimulating lead impedance measurement
EP4039322B1 (en) 2014-02-24 2023-09-06 Element Science, Inc. External defibrillator
CN113559415B (en) 2015-08-26 2024-06-21 元素科学公司 Wearable external defibrillator
US10946207B2 (en) 2017-05-27 2021-03-16 West Affum Holdings Corp. Defibrillation waveforms for a wearable cardiac defibrillator
EP3863511B1 (en) 2018-10-10 2024-10-09 Element Science, Inc. Wearable medical device with disposable and reusable components
AU2025217350A1 (en) * 2024-08-15 2026-03-05 Bardy Technologies, Inc. Solid state defibrillation therapy generator

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3603811A (en) * 1969-12-09 1971-09-07 American Optical Corp Two-terminal bipolar self-powered low current limiter
GB2006999A (en) * 1977-10-04 1979-05-10 Synchro Start Products Precision speed switch control
US4745923A (en) * 1985-11-20 1988-05-24 Intermedics, Inc. Protection apparatus for patient-implantable device
US5803927A (en) * 1993-08-06 1998-09-08 Heartstream, Inc. Electrotherapy method and apparatus for external defibrillation

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4998975A (en) * 1989-10-30 1991-03-12 Siemens-Pacesetter, Inc. Travenously placed defibrillation leads
US5178140A (en) * 1991-09-05 1993-01-12 Telectronics Pacing Systems, Inc. Implantable medical devices employing capacitive control of high voltage switches
FR2740978B1 (en) * 1995-11-10 1998-01-02 Ela Medical Sa IMPLANTABLE DEFIBRILLATOR / CARDIOVERVER ACTIVE MEDICAL DEVICE
US6317628B1 (en) * 1999-01-25 2001-11-13 Cardiac Pacemakers, Inc. Cardiac rhythm management system with painless defribillation lead impedance measurement
US6353758B1 (en) * 1999-09-29 2002-03-05 Bradford E Gliner Apparatus and method for delivering a low energy therapeutic pulse to a patient

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3603811A (en) * 1969-12-09 1971-09-07 American Optical Corp Two-terminal bipolar self-powered low current limiter
GB2006999A (en) * 1977-10-04 1979-05-10 Synchro Start Products Precision speed switch control
US4745923A (en) * 1985-11-20 1988-05-24 Intermedics, Inc. Protection apparatus for patient-implantable device
US5803927A (en) * 1993-08-06 1998-09-08 Heartstream, Inc. Electrotherapy method and apparatus for external defibrillation

Also Published As

Publication number Publication date
DE60100749T2 (en) 2004-07-15
JP4294905B2 (en) 2009-07-15
ATE249266T1 (en) 2003-09-15
CN1404406A (en) 2003-03-19
US20030023276A1 (en) 2003-01-30
US6996436B2 (en) 2006-02-07
WO2001060454B1 (en) 2001-11-08
EP1259291A1 (en) 2002-11-27
AU3948401A (en) 2001-08-27
JP2003522614A (en) 2003-07-29
EP1259291B1 (en) 2003-09-10
DE60100749D1 (en) 2003-10-16
AU779375B2 (en) 2005-01-20

Similar Documents

Publication Publication Date Title
US12246187B2 (en) Method and apparatus for applying a rectilinear biphasic power waveform to a load
US5470341A (en) High voltage switch drive for implantable cardioverter/defibrillator
DE69430893T2 (en) Implantable defibrillator with an optically isolated electro shock generator
US4750100A (en) Transfection high voltage controller
US4161023A (en) Up-and-down chopper circuit
US6551233B2 (en) Magnetic stimulator power and control circuit
US5776165A (en) Active implantable cardiac defibrillator cardioverter and method of operation
US5534814A (en) High input impedance gate driver circuit with Miller protection and delayed turnoff
US8209007B2 (en) Switching circuit
US5674266A (en) Biphasic defibrillation isolation circuit and method
US5909138A (en) Fast isolated IGBT driver for high voltage switching circuitry
US4849873A (en) Active snubber for an inverter
EP1259291B1 (en) A defibrillator
US5891172A (en) High voltage phase selector switch for external defibrillators
US5443490A (en) Defibrillator patient circuit
WO1997049457A1 (en) Biphasic defibrillation circuitry
CA1330359C (en) Transfection high-voltage controller
US4099072A (en) Variable pulse width circuit
JPS631561Y2 (en)
Mi et al. RHIC Gamma Transition Jump Power Supply Prototype Test
GB2228844A (en) High-voltage apparatus e.g. for transfection

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: B1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: B1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

B Later publication of amended claims
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2001914105

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 39484/01

Country of ref document: AU

WWE Wipo information: entry into national phase

Ref document number: 10182746

Country of ref document: US

ENP Entry into the national phase

Ref country code: JP

Ref document number: 2001 559545

Kind code of ref document: A

Format of ref document f/p: F

WWE Wipo information: entry into national phase

Ref document number: 01805255X

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 2001914105

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWG Wipo information: grant in national office

Ref document number: 2001914105

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 39484/01

Country of ref document: AU