WO2002003439A3 - Process for selectively etching doped silicon dioxide over undoped silicon dioxide and silicon nitride - Google Patents
Process for selectively etching doped silicon dioxide over undoped silicon dioxide and silicon nitride Download PDFInfo
- Publication number
- WO2002003439A3 WO2002003439A3 PCT/US2001/041275 US0141275W WO0203439A3 WO 2002003439 A3 WO2002003439 A3 WO 2002003439A3 US 0141275 W US0141275 W US 0141275W WO 0203439 A3 WO0203439 A3 WO 0203439A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- etchant
- silicon dioxide
- silicon nitride
- c2hxfy
- present
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
- H10P50/28—Dry etching; Plasma etching; Reactive-ion etching of insulating materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/069—Manufacture or treatment of conductive parts of the interconnections by forming self-aligned vias or self-aligned contact plugs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
- H10P50/28—Dry etching; Plasma etching; Reactive-ion etching of insulating materials
- H10P50/282—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of inorganic materials
- H10P50/283—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of inorganic materials by chemical means
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/071—Manufacture or treatment of dielectric parts thereof
- H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts
Landscapes
- Drying Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Weting (AREA)
- Formation Of Insulating Films (AREA)
Abstract
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE60135844T DE60135844D1 (en) | 2000-07-05 | 2001-07-05 | METHOD FOR SELECTIVATING DOTED SILICON OXIDE ON UNDOTIZED SILICON OXIDE |
| KR1020037000043A KR100750081B1 (en) | 2000-07-05 | 2001-07-05 | How to selectively etch undoped silicon dioxide and doped silicon dioxide on silicon nitride |
| AU2001278191A AU2001278191A1 (en) | 2000-07-05 | 2001-07-05 | Etchant with selectivity for doped silicon dioxide over undoped silicon dioxide and silicon nitride, processes which employ the etchant, and structures formed thereby |
| EP01956164A EP1297564B1 (en) | 2000-07-05 | 2001-07-05 | Process for selectively etching doped silicon dioxide over undoped silicon dioxide |
| JP2002507425A JP2004503082A (en) | 2000-07-05 | 2001-07-05 | An etchant with selectivity for doped silicon oxide on top of undoped silicon oxide and silicon nitride, methods of using the etchant, and structures formed thereby. |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US61004900A | 2000-07-05 | 2000-07-05 | |
| US09/610,049 | 2000-07-05 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| WO2002003439A2 WO2002003439A2 (en) | 2002-01-10 |
| WO2002003439A3 true WO2002003439A3 (en) | 2002-06-06 |
| WO2002003439A8 WO2002003439A8 (en) | 2002-07-04 |
Family
ID=24443420
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2001/041275 Ceased WO2002003439A2 (en) | 2000-07-05 | 2001-07-05 | Process for selectively etching doped silicon dioxide over undoped silicon dioxide and silicon nitride |
Country Status (8)
| Country | Link |
|---|---|
| EP (1) | EP1297564B1 (en) |
| JP (1) | JP2004503082A (en) |
| KR (1) | KR100750081B1 (en) |
| CN (1) | CN1211841C (en) |
| AT (1) | ATE408896T1 (en) |
| AU (1) | AU2001278191A1 (en) |
| DE (1) | DE60135844D1 (en) |
| WO (1) | WO2002003439A2 (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE10311691A1 (en) * | 2003-03-17 | 2004-10-07 | Infineon Technologies Ag | Method for preparation of a semiconductor structure by provision of Si nitride layer and Si dioxide layers useful for etching of Si dioxide layers with higher selectivity than Si nitride layers |
| US8778804B2 (en) * | 2009-01-30 | 2014-07-15 | Fei Company | High selectivity, low damage electron-beam delineation etch |
| CN102945892B (en) * | 2012-11-07 | 2015-08-05 | 南通大学 | A kind of method for manufacturing solar battery |
| US10217681B1 (en) | 2014-08-06 | 2019-02-26 | American Air Liquide, Inc. | Gases for low damage selective silicon nitride etching |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4529476A (en) * | 1983-06-01 | 1985-07-16 | Showa Denko K.K. | Gas for selectively etching silicon nitride and process for selectively etching silicon nitride with the gas |
| JPS61251138A (en) * | 1985-04-30 | 1986-11-08 | Matsushita Electric Ind Co Ltd | Dry etching |
| EP0721205A2 (en) * | 1994-12-07 | 1996-07-10 | Cypress Semiconductor Corporation | Method of etching an oxide layer with simultaneous deposition of a polymer layer |
| WO1998049719A1 (en) * | 1997-04-30 | 1998-11-05 | Micron Technology, Inc. | Undoped silicon dioxide as etch stop for selective etch of doped silicon dioxide |
| US6018184A (en) * | 1998-01-22 | 2000-01-25 | Micron Technology, Inc. | Semiconductor structure useful in a self-aligned contact having multiple insulation layers of non-uniform thickness |
| US6066555A (en) * | 1995-12-22 | 2000-05-23 | Cypress Semiconductor Corporation | Method for eliminating lateral spacer erosion on enclosed contact topographies during RF sputter cleaning |
| US6117791A (en) * | 1998-06-22 | 2000-09-12 | Micron Technology, Inc. | Etchant with selectivity for doped silicon dioxide over undoped silicon dioxide and silicon nitride, processes which employ the etchant, and structures formed thereby |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5814563A (en) * | 1996-04-29 | 1998-09-29 | Applied Materials, Inc. | Method for etching dielectric using fluorohydrocarbon gas, NH3 -generating gas, and carbon-oxygen gas |
-
2001
- 2001-07-05 KR KR1020037000043A patent/KR100750081B1/en not_active Expired - Lifetime
- 2001-07-05 JP JP2002507425A patent/JP2004503082A/en active Pending
- 2001-07-05 CN CNB01812321XA patent/CN1211841C/en not_active Expired - Lifetime
- 2001-07-05 AT AT01956164T patent/ATE408896T1/en not_active IP Right Cessation
- 2001-07-05 EP EP01956164A patent/EP1297564B1/en not_active Expired - Lifetime
- 2001-07-05 DE DE60135844T patent/DE60135844D1/en not_active Expired - Lifetime
- 2001-07-05 WO PCT/US2001/041275 patent/WO2002003439A2/en not_active Ceased
- 2001-07-05 AU AU2001278191A patent/AU2001278191A1/en not_active Abandoned
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4529476A (en) * | 1983-06-01 | 1985-07-16 | Showa Denko K.K. | Gas for selectively etching silicon nitride and process for selectively etching silicon nitride with the gas |
| JPS61251138A (en) * | 1985-04-30 | 1986-11-08 | Matsushita Electric Ind Co Ltd | Dry etching |
| EP0721205A2 (en) * | 1994-12-07 | 1996-07-10 | Cypress Semiconductor Corporation | Method of etching an oxide layer with simultaneous deposition of a polymer layer |
| US6066555A (en) * | 1995-12-22 | 2000-05-23 | Cypress Semiconductor Corporation | Method for eliminating lateral spacer erosion on enclosed contact topographies during RF sputter cleaning |
| WO1998049719A1 (en) * | 1997-04-30 | 1998-11-05 | Micron Technology, Inc. | Undoped silicon dioxide as etch stop for selective etch of doped silicon dioxide |
| US6018184A (en) * | 1998-01-22 | 2000-01-25 | Micron Technology, Inc. | Semiconductor structure useful in a self-aligned contact having multiple insulation layers of non-uniform thickness |
| US6117791A (en) * | 1998-06-22 | 2000-09-12 | Micron Technology, Inc. | Etchant with selectivity for doped silicon dioxide over undoped silicon dioxide and silicon nitride, processes which employ the etchant, and structures formed thereby |
Non-Patent Citations (1)
| Title |
|---|
| PATENT ABSTRACTS OF JAPAN vol. 011, no. 099 (E - 493) 27 March 1987 (1987-03-27) * |
Also Published As
| Publication number | Publication date |
|---|---|
| AU2001278191A1 (en) | 2002-01-14 |
| CN1451176A (en) | 2003-10-22 |
| KR20030038651A (en) | 2003-05-16 |
| WO2002003439A8 (en) | 2002-07-04 |
| ATE408896T1 (en) | 2008-10-15 |
| EP1297564B1 (en) | 2008-09-17 |
| WO2002003439A2 (en) | 2002-01-10 |
| EP1297564A2 (en) | 2003-04-02 |
| DE60135844D1 (en) | 2008-10-30 |
| JP2004503082A (en) | 2004-01-29 |
| KR100750081B1 (en) | 2007-08-21 |
| CN1211841C (en) | 2005-07-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20070278183A1 (en) | Wet etch suitable for creating square cuts in si and resulting structures | |
| WO2000052754A6 (en) | Integrated circuit and method of manufacture thereof | |
| KR20000003963A (en) | Method of manufacturing a gate electrode of a semiconductor device | |
| AU6164698A (en) | Undoped silicon dioxide as etch stop for selective etch of doped silicon dioxide | |
| WO2004032209A3 (en) | Method of etching shaped features on a substrate | |
| WO2003100843A3 (en) | Etching gas and method for dry etching | |
| WO2002003439A8 (en) | Process for selectively etching doped silicon dioxide over undoped silicon dioxide and silicon nitride | |
| WO2003001593A3 (en) | Sti process for dram | |
| WO2002007194A8 (en) | Cleaning gas for semiconductor production equipment | |
| US20060231522A1 (en) | Etch of silicon nitride selective to silicon and silicon dioxide useful during the formation of a semiconductor device | |
| US6309947B1 (en) | Method of manufacturing a semiconductor device with improved isolation region to active region topography | |
| EP0821409A3 (en) | Collar etch method for DRAM cell | |
| KR980006061A (en) | Method for fabricating device isolation film of semiconductor device | |
| JPH03222417A (en) | Manufacture of semiconductor device | |
| KR100196523B1 (en) | Method of manufacturing semiconductor device | |
| KR950027954A (en) | Contact hole formation method of semiconductor device | |
| KR20050022617A (en) | Method for forming recessed trench for fabricating recessed channel MOSFET | |
| JP2006128613A (en) | Manufacturing method of semiconductor device | |
| KR19980021584A (en) | Semiconductor device pattern formation method | |
| KR100223869B1 (en) | Manufacturing method of semiconductor device | |
| KR20010101561A (en) | Removal of silicon oxynitride material using a wet chemical process after gate etch processing | |
| JPH10209123A (en) | Method for cleaning side wall protective film generated during dry etching | |
| JPH0645290A (en) | Manufacture of semiconductor device | |
| KR980005578A (en) | Method of forming a contact hole in a semiconductor device | |
| KR19990053457A (en) | Trench manufacturing method of semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
| AK | Designated states |
Kind code of ref document: A3 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
| AK | Designated states |
Kind code of ref document: C1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
| AL | Designated countries for regional patents |
Kind code of ref document: C1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
| CFP | Corrected version of a pamphlet front page | ||
| CR1 | Correction of entry in section i | ||
| REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
| ENP | Entry into the national phase |
Ref country code: JP Ref document number: 2002 507425 Kind code of ref document: A Format of ref document f/p: F |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 01812321X Country of ref document: CN Ref document number: 1020037000043 Country of ref document: KR |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 2001956164 Country of ref document: EP |
|
| WWP | Wipo information: published in national office |
Ref document number: 2001956164 Country of ref document: EP |
|
| WWP | Wipo information: published in national office |
Ref document number: 1020037000043 Country of ref document: KR |