WO2002009281A3 - 5-ary receiver utilizing common mode insensitive differential offset comparator - Google Patents

5-ary receiver utilizing common mode insensitive differential offset comparator Download PDF

Info

Publication number
WO2002009281A3
WO2002009281A3 PCT/EP2001/008400 EP0108400W WO0209281A3 WO 2002009281 A3 WO2002009281 A3 WO 2002009281A3 EP 0108400 W EP0108400 W EP 0108400W WO 0209281 A3 WO0209281 A3 WO 0209281A3
Authority
WO
WIPO (PCT)
Prior art keywords
differential
magnitude
operative
comparators
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/EP2001/008400
Other languages
French (fr)
Other versions
WO2002009281A2 (en
Inventor
John Ciccone
D C Sessions
Carl Liepold
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Priority to JP2002514884A priority Critical patent/JP2004505486A/en
Priority to EP01957996A priority patent/EP1305880A2/en
Publication of WO2002009281A2 publication Critical patent/WO2002009281A2/en
Publication of WO2002009281A3 publication Critical patent/WO2002009281A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0292—Arrangements specific to the receiver end
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/02—Conversion to or from weighted codes, i.e. the weight given to a digit depending on the position of the digit within the block or code word
    • H03M7/06—Conversion to or from weighted codes, i.e. the weight given to a digit depending on the position of the digit within the block or code word the radix thereof being a positive integer different from two
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
    • H04L25/0274—Arrangements for ensuring balanced coupling

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Manipulation Of Pulses (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

A signal converter is provided for converting multiple level encoded digital signals into a binary equivalent signal. The signal converter includes a reference voltage generator, a plurality of four-input differential comparators, timing recovery circuitry, and signal conversion circuitry. The reference voltage generator is operative to generate a plurality of progressively larger differential reference voltages. The plurality of differential comparators are each operative to compare magnitude of a differential input voltage with magnitude of a dedicated one of the progressively larger differential reference voltages and produce a differential output voltage having a first logical sense if the magnitude of the differential input voltage is greater than the magnitude of the differential reference voltage, and having a second logical sense if the magnitude of the differential input voltage is less than the magnitude of the differential reference voltage. Each comparator has an offset input voltage. The timing recovery circuitry is configured to receive the differential output voltages from each of the differential comparators and is operative to derive a clock via edge detection and generate a recovered clock signal. The signal conversion circuitry is coupled with the timing recovery circuitry and the differential comparators and is operative to convert the differential output voltages into a binary equivalent. A method is also provided.
PCT/EP2001/008400 2000-07-25 2001-07-19 5-ary receiver utilizing common mode insensitive differential offset comparator Ceased WO2002009281A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2002514884A JP2004505486A (en) 2000-07-25 2001-07-19 5-level receiver using common mode insensitive differential offset comparator
EP01957996A EP1305880A2 (en) 2000-07-25 2001-07-19 5-ary receiver utilizing common mode insensitive differential offset comparator

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/625,084 2000-07-25
US09/625,084 US6348882B1 (en) 2000-07-25 2000-07-25 5-ary receiver utilizing common mode insensitive differential offset comparator

Publications (2)

Publication Number Publication Date
WO2002009281A2 WO2002009281A2 (en) 2002-01-31
WO2002009281A3 true WO2002009281A3 (en) 2002-06-06

Family

ID=24504510

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2001/008400 Ceased WO2002009281A2 (en) 2000-07-25 2001-07-19 5-ary receiver utilizing common mode insensitive differential offset comparator

Country Status (5)

Country Link
US (1) US6348882B1 (en)
EP (1) EP1305880A2 (en)
JP (1) JP2004505486A (en)
CN (1) CN1386349A (en)
WO (1) WO2002009281A2 (en)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6825696B2 (en) 2001-06-27 2004-11-30 Intel Corporation Dual-stage comparator unit
US6614296B2 (en) 2001-06-29 2003-09-02 Intel Corporation Equalization of a transmission line signal using a variable offset comparator
US6617926B2 (en) 2001-06-29 2003-09-09 Intel Corporation Tail current node equalization for a variable offset amplifier
US6617918B2 (en) 2001-06-29 2003-09-09 Intel Corporation Multi-level receiver circuit with digital output using a variable offset comparator
US6608582B2 (en) 2001-06-29 2003-08-19 Intel Corporation A/D conversion using a variable offset comparator
US6653893B2 (en) 2001-06-29 2003-11-25 Intel Corporation Voltage margin testing of a transmission line analog signal using a variable offset comparator in a data receiver circuit
US7155006B2 (en) * 2001-09-21 2006-12-26 Intel Corporation Method and apparatus for outbound wave subtraction using a variable offset amplifier
US6978012B2 (en) 2002-01-02 2005-12-20 Intel Corporation Echo cancellation using a variable offset comparator
US6624688B2 (en) 2002-01-07 2003-09-23 Intel Corporation Filtering variable offset amplifer
US7003043B2 (en) * 2002-01-09 2006-02-21 Intel Corporation Replica driver mismatch correction using a variable offset comparator
US6756841B2 (en) * 2002-03-15 2004-06-29 Intel Corporation Variable offset amplifier circuits and their applications
US6650184B2 (en) 2002-03-15 2003-11-18 Intel Corporation High gain amplifier circuits and their applications
US6563374B1 (en) 2002-03-15 2003-05-13 Intel Corporation Positive and negative current feedback to vary offset in variable-offset amplifier circuits
US6724329B2 (en) * 2002-04-24 2004-04-20 Intel Corporation Decision feedback equalization employing a lookup table
US6970124B1 (en) * 2005-02-11 2005-11-29 Analog Devices, Inc. Inherent-offset comparator and converter systems
CN101320981B (en) * 2007-06-06 2011-10-12 智原科技股份有限公司 Signal detection circuit with surge noise removing function and method thereof
US8971387B2 (en) * 2009-10-09 2015-03-03 Intersil Americas LLC System and method for providing a full fail-safe capability in signal transmission networks
AU2017350752A1 (en) * 2016-10-24 2019-03-28 Qualcomm Incorporated Reducing transmitter encoding jitter in a C-PHY interface using multiple clock phases to launch symbols
US10997095B2 (en) * 2018-08-21 2021-05-04 Micron Technology, Inc. Training procedure for receivers associated with a memory device

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4382249A (en) * 1980-12-22 1983-05-03 Honeywell Information Systems Inc. Apparatus and method for decoding information
US5325355A (en) 1993-03-19 1994-06-28 Apple Computer, Inc. Method and apparatus for implementing a common mode level shift in a bus transceiver incorporating a high speed binary data transfer mode with a ternary control transfer mode
US5740201A (en) * 1993-12-10 1998-04-14 International Business Machines Corporation Dual differential and binary data transmission arrangement
US5517134A (en) 1994-09-16 1996-05-14 Texas Instruments Incorporated Offset comparator with common mode voltage stability
US5563598A (en) 1994-10-14 1996-10-08 Technoconcepts, Inc. Differential comparator cirucit
US5614852A (en) 1995-08-08 1997-03-25 Harris Corp. Wide common mode range comparator and method
US5946355A (en) * 1997-03-21 1999-08-31 Tektronix, Inc. Serial-digital receiver
US6226330B1 (en) * 1998-07-16 2001-05-01 Silicon Graphics, Inc. Eigen-mode encoding of signals in a data group

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
F. MLINARSKY: "Gigabit Ethernet over Category 5", WWW.SCOPE.COM, 13 October 1997 (1997-10-13), XP002193483 *
M. HATAMIAN ET AL.: "Design Considerations for Gigabit Ethernet 1000Base-T Twisted Pair Transceivers", IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 11 May 1998 (1998-05-11) - 14 May 1998 (1998-05-14), Santa Clara, CA, USA, pages 335 - 342, XP010293978 *
SHIH T ET AL: "A FULLY DIFFERENTIAL COMPARATOR USING A SWITCHED-CAPACITOR DIFFERENCING CIRCUIT WITH COMMON-MODE REJECTION", IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE INC. NEW YORK, US, vol. 32, no. 2, 1 February 1997 (1997-02-01), pages 250 - 253, XP000722212, ISSN: 0018-9200 *

Also Published As

Publication number Publication date
WO2002009281A2 (en) 2002-01-31
US6348882B1 (en) 2002-02-19
CN1386349A (en) 2002-12-18
EP1305880A2 (en) 2003-05-02
JP2004505486A (en) 2004-02-19

Similar Documents

Publication Publication Date Title
WO2002009281A3 (en) 5-ary receiver utilizing common mode insensitive differential offset comparator
US6323706B1 (en) Apparatus and method for edge based duty cycle conversion
KR100871828B1 (en) CMOS image sensor comprising a single slope ADC using hysteresis characteristics and a conversion method thereof, and the single slope ADC
CA2220523A1 (en) Digital phase detector employing a digitally controllable delay line
US9628264B2 (en) Host communication circuit, client communication circuit, communication system and communication method
DK0818122T3 (en) Enhancements to or pertaining to speakers
CA2110826A1 (en) Clock Recovery Circuit of Demodulator
KR101543704B1 (en) Serializer and data transmitter comprising the same
CA2086279A1 (en) A differential detection demodulator
JP3331276B2 (en) Dual-input analog-to-digital converter using a single converter module
KR960016301A (en) Two-stage or FM modulation system and method, Two-stage or FM demodulator and pulse signal demodulation method
US7894561B1 (en) Method and system for providing dynamic DC offset correction
EP1050792A3 (en) Clock Signal generator for generating sub-sampling clock signals with fast and precisely-timed edges
EP0803998A3 (en) Demodulation apparatus for data carried by a carrier wave
CN1330184C (en) Data amplitude limiting circuit, data integrated circuit and data detection method
KR102778649B1 (en) Time-based clock and data recovery circuit
US6952174B2 (en) Serial data interface
WO2003065693A3 (en) Analog voice activity detector for telephone
KR19990045472A (en) Analog-to-digital conversion device with synchronous output signal
CN216216921U (en) Phase and amplitude controllable B code device
SU1617645A1 (en) Multichannel data transceiving system
JPH0681133B2 (en) Clock asynchronous data detection method
JPH02123838A (en) Carrier sensing system
JPS61251259A (en) Discriminating and deciding circuit for phase control
JP2604740B2 (en) Analog-to-digital converter

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): CN JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

ENP Entry into the national phase

Ref country code: JP

Ref document number: 2002 514884

Kind code of ref document: A

Format of ref document f/p: F

WWE Wipo information: entry into national phase

Ref document number: 018021670

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: A3

Designated state(s): CN JP

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

WWE Wipo information: entry into national phase

Ref document number: 2001957996

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2001957996

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 2001957996

Country of ref document: EP