WO2002010930A3 - Protected ethernet backplane communication - Google Patents

Protected ethernet backplane communication Download PDF

Info

Publication number
WO2002010930A3
WO2002010930A3 PCT/US2001/041220 US0141220W WO0210930A3 WO 2002010930 A3 WO2002010930 A3 WO 2002010930A3 US 0141220 W US0141220 W US 0141220W WO 0210930 A3 WO0210930 A3 WO 0210930A3
Authority
WO
WIPO (PCT)
Prior art keywords
switch
operable
processor
backplane
processors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2001/041220
Other languages
French (fr)
Other versions
WO2002010930A2 (en
Inventor
Claude Dubreuil
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Marconi Communications Inc
Original Assignee
Marconi Communications Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Marconi Communications Inc filed Critical Marconi Communications Inc
Priority to CA002417666A priority Critical patent/CA2417666C/en
Priority to DE60133747T priority patent/DE60133747T2/en
Priority to AU2001273659A priority patent/AU2001273659A1/en
Priority to EP01952956A priority patent/EP1305912B1/en
Publication of WO2002010930A2 publication Critical patent/WO2002010930A2/en
Publication of WO2002010930A3 publication Critical patent/WO2002010930A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/409—Mechanical coupling

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Small-Scale Networks (AREA)
  • Multi Processors (AREA)

Abstract

A multiprocessor system is provided that has a plurality of processor modules coupled together via a backplane. The system comprises a first processor module having a first processor and a first switch with a plurality of I/O ports and a plurality of communication paths coupled to the I/O ports of the first switch, the first switch being operable to route data packets. The system further comprises a second processor module having a second processor and a second switch with a plurality of I/O ports and a plurality of communication paths coupled to the I/O ports of the second switch, the second switch being operable to route data packets. The system also comprises a third processor module having a third processor and a first communication device that is operable to communicate with the first switch via a first communication path on the backplane and operable to communicate with the second switch via a second communication path on the backplane. In addition, the system comprises a fourth processor module having a fourth processor and a second communication device that is operable to communicate with the first switch via a third communication path on the backplane and operable to communicate with the second switch via a fourth communication path on the backplane. The first switch is operable to route data packets from one of the first, second, third or fourth processors to another of the first, second, third or fourth processors. The second switch is also operable to route data packets from one of the first, second, third or fourth processors to another of the first, second, third or fourth processors.
PCT/US2001/041220 2000-07-28 2001-07-02 Protected ethernet backplane communication Ceased WO2002010930A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
CA002417666A CA2417666C (en) 2000-07-28 2001-07-02 Protected ethernet backplane communication
DE60133747T DE60133747T2 (en) 2000-07-28 2001-07-02 INSURED ETHERNET BACKPLANE TRANSMISSION
AU2001273659A AU2001273659A1 (en) 2000-07-28 2001-07-02 Protected ethernet backplane communication
EP01952956A EP1305912B1 (en) 2000-07-28 2001-07-02 Protected ethernet backplane communication

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US22141700P 2000-07-28 2000-07-28
US60/221,417 2000-07-28
US09/721,230 US6804193B1 (en) 2000-07-28 2000-11-22 Protected Ethernet backplane communication
US09/721,230 2000-11-22

Publications (2)

Publication Number Publication Date
WO2002010930A2 WO2002010930A2 (en) 2002-02-07
WO2002010930A3 true WO2002010930A3 (en) 2002-06-20

Family

ID=26915768

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/041220 Ceased WO2002010930A2 (en) 2000-07-28 2001-07-02 Protected ethernet backplane communication

Country Status (6)

Country Link
US (2) US6804193B1 (en)
EP (1) EP1305912B1 (en)
AU (1) AU2001273659A1 (en)
CA (1) CA2417666C (en)
DE (1) DE60133747T2 (en)
WO (1) WO2002010930A2 (en)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6804193B1 (en) * 2000-07-28 2004-10-12 Marconi Intellectual Property (Ringfence) Inc. Protected Ethernet backplane communication
US7352694B1 (en) * 2001-12-14 2008-04-01 Applied Micro Circuits Corporation System and method for tolerating data link faults in a packet communications switch fabric
US7424013B1 (en) 2001-12-20 2008-09-09 Applied Micro Circuits Corporation System and method for granting arbitrated bids in the switching of information
US8418129B1 (en) 2001-12-14 2013-04-09 Qualcomm Incorporated Method for automatically generating code to define a system of hardware elements
GB2404815B (en) * 2003-08-01 2005-06-15 Motorola Inc Packet switched backplane
ATE317612T1 (en) * 2002-10-16 2006-02-15 Phoenix Contact Gmbh & Co MODULAR ETHERNET SWITCH ARCHITECTURE WITH G.LINKS AND WITHOUT ADDRESSING THE INTERFACE MODULES
US7260066B2 (en) 2002-10-31 2007-08-21 Conexant Systems, Inc. Apparatus for link failure detection on high availability Ethernet backplane
US20040233856A1 (en) * 2003-05-20 2004-11-25 Lanus Mark S. Method of configuring a computer network having an N/2 slot switch module
US7242578B2 (en) 2003-05-20 2007-07-10 Motorola, Inc. N/2 slot switch module
US20040236867A1 (en) * 2003-05-20 2004-11-25 Lanus Mark S. Computer network having an N/2 slot switch module
US20040257372A1 (en) * 2003-06-19 2004-12-23 Lippincott Louis A. Communication ports in a data driven architecture
US8812749B2 (en) 2003-12-31 2014-08-19 Intel Corporation Programmable video processing and video storage architecture
US20050249229A1 (en) * 2004-05-07 2005-11-10 Nortel Networks Limited Dynamically scalable edge router
US7970010B2 (en) * 2004-12-10 2011-06-28 Broadcom Corporation Upstream channel bonding in a cable communications system
US7061406B1 (en) * 2005-01-21 2006-06-13 Rambus, Inc. Low power, DC-balanced serial link transmitter
EP1847033B1 (en) * 2005-01-21 2015-03-11 Rambus Inc. Communication system with low power, dc-balanced serial link
US7199728B2 (en) * 2005-01-21 2007-04-03 Rambus, Inc. Communication system with low power, DC-balanced serial link
US7925793B2 (en) * 2007-05-31 2011-04-12 Ixia Reconfigurable test system
US20090002941A1 (en) * 2007-06-29 2009-01-01 Rajiv Mongia Air-permeable, hydrophobic membrane used in a computer device
US8817826B2 (en) * 2009-05-29 2014-08-26 Lsi Corporation Aggregating lower bandwidth asynchronously clocked communication links into a higher bandwidth link
US8472171B2 (en) * 2009-12-22 2013-06-25 Intel Corporation Method and system for cooling a computer device
DE102011082943A1 (en) * 2011-09-19 2013-03-21 Siemens Aktiengesellschaft Network device and network arrangement
US10270709B2 (en) 2015-06-26 2019-04-23 Microsoft Technology Licensing, Llc Allocating acceleration component functionality for supporting services
US10198294B2 (en) 2015-04-17 2019-02-05 Microsoft Licensing Technology, LLC Handling tenant requests in a system that uses hardware acceleration components
US10296392B2 (en) 2015-04-17 2019-05-21 Microsoft Technology Licensing, Llc Implementing a multi-component service using plural hardware acceleration components
US10511478B2 (en) 2015-04-17 2019-12-17 Microsoft Technology Licensing, Llc Changing between different roles at acceleration components
US9792154B2 (en) 2015-04-17 2017-10-17 Microsoft Technology Licensing, Llc Data processing system having a hardware acceleration plane and a software plane
US10216555B2 (en) 2015-06-26 2019-02-26 Microsoft Technology Licensing, Llc Partially reconfiguring acceleration components
BE1027224B1 (en) 2019-04-24 2020-11-23 Phoenix Contact Gmbh & Co Modular switch for use in a data transmission and control system
DE102019127195A1 (en) 2019-10-09 2021-04-15 Phoenix Contact Gmbh & Co. Kg Modular interface system for connecting a control device and field devices
DE102021106522A1 (en) 2020-03-27 2021-09-30 Phoenix Contact Gmbh & Co. Kg Backplane module for the electrical connection of several function modules and a modular communication system

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5058110A (en) * 1989-05-03 1991-10-15 Ultra Network Technologies Protocol processor
US5345447A (en) * 1993-02-05 1994-09-06 Bytex Corporation Switching hub which implements a virtual bus for interconnecting stations on a CSMA network
EP0952702A2 (en) * 1998-04-20 1999-10-27 Xylan Corporation Dedicated bandwidth data communication switch backplane

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5321813A (en) * 1991-05-01 1994-06-14 Teradata Corporation Reconfigurable, fault tolerant, multistage interconnect network and protocol
US5440752A (en) * 1991-07-08 1995-08-08 Seiko Epson Corporation Microprocessor architecture with a switch network for data transfer between cache, memory port, and IOU
US5428806A (en) * 1993-01-22 1995-06-27 Pocrass; Alan L. Computer networking system including central chassis with processor and input/output modules, remote transceivers, and communication links between the transceivers and input/output modules
US5521913A (en) * 1994-09-12 1996-05-28 Amber Wave Systems, Inc. Distributed processing ethernet switch with adaptive cut-through switching
US5777996A (en) * 1995-01-30 1998-07-07 Level One Communications, Inc. Inter-repeater backplane for allowing hot-swapping of individual repeater circuits
US5671249A (en) * 1995-01-30 1997-09-23 Level One Communications, Inc. Inter-repeater backplane with synchronous/asynchronous dual mode operation
US5802278A (en) * 1995-05-10 1998-09-01 3Com Corporation Bridge/router architecture for high performance scalable networking
US5781549A (en) * 1996-02-23 1998-07-14 Allied Telesyn International Corp. Method and apparatus for switching data packets in a data network
KR100257712B1 (en) * 1997-12-31 2000-06-01 서평원 Information exchange device between processes using internet
US6066900A (en) * 1998-03-02 2000-05-23 Nexcom International Co. Ltd. Computer system with multiple switchable power zones
US6396841B1 (en) * 1998-06-23 2002-05-28 Kingston Technology Co. Dual-speed stackable repeater with internal bridge for cascading or speed-linking
US6611526B1 (en) * 2000-05-08 2003-08-26 Adc Broadband Access Systems, Inc. System having a meshed backplane and process for transferring data therethrough
US6804193B1 (en) * 2000-07-28 2004-10-12 Marconi Intellectual Property (Ringfence) Inc. Protected Ethernet backplane communication

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5058110A (en) * 1989-05-03 1991-10-15 Ultra Network Technologies Protocol processor
US5345447A (en) * 1993-02-05 1994-09-06 Bytex Corporation Switching hub which implements a virtual bus for interconnecting stations on a CSMA network
EP0952702A2 (en) * 1998-04-20 1999-10-27 Xylan Corporation Dedicated bandwidth data communication switch backplane

Also Published As

Publication number Publication date
CA2417666A1 (en) 2002-02-07
US7240127B2 (en) 2007-07-03
DE60133747T2 (en) 2009-07-02
EP1305912A2 (en) 2003-05-02
WO2002010930A2 (en) 2002-02-07
AU2001273659A1 (en) 2002-02-13
US6804193B1 (en) 2004-10-12
EP1305912B1 (en) 2008-04-23
DE60133747D1 (en) 2008-06-05
US20050044137A1 (en) 2005-02-24
CA2417666C (en) 2006-05-09

Similar Documents

Publication Publication Date Title
WO2002010930A3 (en) Protected ethernet backplane communication
AU2002253978A1 (en) Network documentation system with electronic modules
ATE186806T1 (en) ETHERNET SWITCHING WITH ADAPTIVE CUT-THROUGH CIRCUIT
WO2005017662A3 (en) Methods and apparatus for switching fibre channel arbitrated loop systems
WO2000000900A3 (en) Method and apparatus for providing modular i/o expansion of computing devices
WO2005008406A3 (en) Methods and apparatus for device zoning in fibre channel arbitrated loop systems
WO2000060437A8 (en) Modular packaging of a computer system
ATE362137T1 (en) MULTIPORT HIGH-SPEED SERIAL CONNECTION CROSS-CONNECT CHIP IN A MESH CONFIGURATION
AU2003209413A1 (en) Systems and methods for documenting networks with electronic modules in ports and devices
CA2129825A1 (en) Real Time Processing System
WO2004008577A3 (en) Electromagnetic coupling connector for three-dimensional electronic circuits
CA2301648A1 (en) Interconnection system for optical networks
BR9804022B1 (en) single and same block module designed to interconnect two single-line lines.
CA2326669A1 (en) A packet protocol for encoding and decoding video data and data flow signals
DE60225766D1 (en) Fault-tolerant system for routing in inter-autonomous systems
AU2001227589A1 (en) Large-scale network management using distributed autonomous agents
WO2004093351A3 (en) Optical network interface systems and devices
CA2461156A1 (en) Software transparent system and method for peer-to-peer message routing
WO2000079398A3 (en) Common motherboard interface for processor modules of multiple architectures
DE60112940D1 (en) Fail-safe network switch
EP1161040A3 (en) Data transmission over a plurality of lines
WO2002086723A3 (en) Emulator with switching network connections
WO2001058082A3 (en) A switching unit, a data network, and a method for forwarding of data traffic in a prioritized manner
SE9801450D0 (en) Device combination in building system technology with disassembly signaling
AU2002364636A1 (en) Secure communication system, comprising a local network such as ethernet, in particular on board an aircraft

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWE Wipo information: entry into national phase

Ref document number: 2001952956

Country of ref document: EP

Ref document number: 2417666

Country of ref document: CA

WWP Wipo information: published in national office

Ref document number: 2001952956

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: JP