WO2002050664A3 - Logical substitution of processor control in an emulated computing environment - Google Patents

Logical substitution of processor control in an emulated computing environment Download PDF

Info

Publication number
WO2002050664A3
WO2002050664A3 PCT/US2001/049217 US0149217W WO0250664A3 WO 2002050664 A3 WO2002050664 A3 WO 2002050664A3 US 0149217 W US0149217 W US 0149217W WO 0250664 A3 WO0250664 A3 WO 0250664A3
Authority
WO
WIPO (PCT)
Prior art keywords
processor
operating system
settings
computing environment
emulated computing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2001/049217
Other languages
French (fr)
Other versions
WO2002050664A2 (en
Inventor
Eric P Traut
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Connectix Corp
Original Assignee
Connectix Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/747,492 external-priority patent/US7085705B2/en
Application filed by Connectix Corp filed Critical Connectix Corp
Priority to DE60141173T priority Critical patent/DE60141173D1/en
Priority to EP01991342A priority patent/EP1410170B1/en
Priority to AU2002231073A priority patent/AU2002231073A1/en
Priority to JP2002551693A priority patent/JP4316882B2/en
Priority to AT01991342T priority patent/ATE456087T1/en
Publication of WO2002050664A2 publication Critical patent/WO2002050664A2/en
Anticipated expiration legal-status Critical
Publication of WO2002050664A3 publication Critical patent/WO2002050664A3/en
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533—Hypervisors; Virtual machine monitors
    • G06F9/45558—Hypervisor-specific management and integration aspects
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533—Hypervisors; Virtual machine monitors
    • G06F9/45558—Hypervisor-specific management and integration aspects
    • G06F2009/45583—Memory management, e.g. access or allocation

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)

Abstract

In an emulated computing environment, a method is provided for logically decoupling the host operating system from the processor of the computer system with respect to certain processor settings of the processor. A hypervisor of the emulation program replaces some of the processor settings of the processor with processor settings associated with software routines or data structures provided by the guest operating system. During this period, when the processor calls a software routine or accesses a data structure associated with the replaced processor setting, the processor will call or access a software routine or access a data structure associated with the guest operating system, bypassing the host operating system and communicating directly with the guest operating system. When the host operating system is to be recoupled to the processor, the processor settings that have been saved to memory are rewritten to the appropriate registers of the processor.
PCT/US2001/049217 2000-12-21 2001-12-19 Logical substitution of processor control in an emulated computing environment Ceased WO2002050664A2 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
DE60141173T DE60141173D1 (en) 2000-12-21 2001-12-19 LOGICAL REPLACEMENT OF PROCESSING IN A EMULATED COMPUTER ENVIRONMENT
EP01991342A EP1410170B1 (en) 2000-12-21 2001-12-19 Logical substitution of processor control in an emulated computing environment
AU2002231073A AU2002231073A1 (en) 2000-12-21 2001-12-19 Logical substitution of processor control in an emulated computing environment
JP2002551693A JP4316882B2 (en) 2000-12-21 2001-12-19 System and method for logical replacement of processor control in an emulated computing environment
AT01991342T ATE456087T1 (en) 2000-12-21 2001-12-19 LOGICAL REPLACEMENT OF PROCESSOR GUIDE IN AN EMULATED COMPUTER ENVIRONMENT

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US09/747,492 US7085705B2 (en) 2000-12-21 2000-12-21 System and method for the logical substitution of processor control in an emulated computing environment
US09/747,492 2000-12-21
US09/906,392 US7275028B2 (en) 2000-12-21 2001-07-16 System and method for the logical substitution of processor control in an emulated computing environment
US09/906,392 2001-07-16

Publications (2)

Publication Number Publication Date
WO2002050664A2 WO2002050664A2 (en) 2002-06-27
WO2002050664A3 true WO2002050664A3 (en) 2004-02-26

Family

ID=27114760

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/049217 Ceased WO2002050664A2 (en) 2000-12-21 2001-12-19 Logical substitution of processor control in an emulated computing environment

Country Status (4)

Country Link
EP (1) EP1410170B1 (en)
JP (1) JP4316882B2 (en)
AU (1) AU2002231073A1 (en)
WO (1) WO2002050664A2 (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7035963B2 (en) * 2000-12-27 2006-04-25 Intel Corporation Method for resolving address space conflicts between a virtual machine monitor and a guest operating system
EP1563376B1 (en) 2002-11-18 2006-04-12 ARM Limited Exception types within a secure processing system
US7802250B2 (en) 2004-06-28 2010-09-21 Intel Corporation Support for transitioning to a virtual machine monitor based upon the privilege level of guest software
JP4345630B2 (en) 2004-09-29 2009-10-14 ソニー株式会社 Information processing apparatus, interrupt processing control method, and computer program
JP4601577B2 (en) * 2006-05-02 2010-12-22 株式会社ソニー・コンピュータエンタテインメント Emulation device
AU2009222627B2 (en) 2008-10-09 2011-07-21 Aristocrat Technologies Australia Pty Limited Gaming system and gaming system processor module
US11385758B2 (en) 2008-10-09 2022-07-12 Aristocrat Technologies Australia Pty Limited Gaming system and gaming system processor module
AU2011205032B2 (en) * 2008-10-09 2013-12-05 Aristocrat Technologies Australia Pty Limited Gaming system and gaming system processor module
US11287939B2 (en) 2008-10-09 2022-03-29 Aristocrat Technologies Australia Pty Limited Gaming system and gaming system processor module
US11726811B2 (en) * 2021-06-18 2023-08-15 Vmware, Inc. Parallel context switching for interrupt handling

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2587519A1 (en) * 1985-09-18 1987-03-20 Nec Corp Mode-changing arrangement making it possible to selectively change operating modes of a virtual machine system
DE4217444A1 (en) * 1991-05-27 1992-12-03 Hitachi Ltd METHOD AND DEVICE FOR THE DYNAMIC TRANSFER OF VIRTUAL MACHINES IN A MAIN STORAGE

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2587519A1 (en) * 1985-09-18 1987-03-20 Nec Corp Mode-changing arrangement making it possible to selectively change operating modes of a virtual machine system
DE4217444A1 (en) * 1991-05-27 1992-12-03 Hitachi Ltd METHOD AND DEVICE FOR THE DYNAMIC TRANSFER OF VIRTUAL MACHINES IN A MAIN STORAGE

Also Published As

Publication number Publication date
EP1410170A2 (en) 2004-04-21
JP4316882B2 (en) 2009-08-19
JP2004531788A (en) 2004-10-14
EP1410170B1 (en) 2010-01-20
AU2002231073A1 (en) 2002-07-01
WO2002050664A2 (en) 2002-06-27

Similar Documents

Publication Publication Date Title
DE60141173D1 (en) LOGICAL REPLACEMENT OF PROCESSING IN A EMULATED COMPUTER ENVIRONMENT
Varanasi et al. Hardware-supported virtualization on ARM
US11200080B1 (en) Late load technique for deploying a virtualization layer underneath a running operating system
CN102369510B (en) Load the operating system using memory segmentation and ACPI-based context switching
JP4903257B2 (en) Secure operating system switching
US6980946B2 (en) Method for hybrid processing of software instructions of an emulated computer system
US10162655B2 (en) Hypervisor context switching using TLB tags in processors having more than two hierarchical privilege levels
US10255090B2 (en) Hypervisor context switching using a redirection exception vector in processors having more than two hierarchical privilege levels
US7478394B1 (en) Context-corrupting context switching
CN102231138B (en) Accurate memory data acquisition system and method for computer
US10019275B2 (en) Hypervisor context switching using a trampoline scheme in processors having more than two hierarchical privilege levels
US20020143842A1 (en) Method and apparatus for constructing host processor soft devices independent of the host processor operating system
US20070005919A1 (en) Computer system protection based on virtualization
US5937185A (en) Method and system for device virtualization based on an interrupt request in a DOS-based environment
US20200401439A1 (en) System and method for trapping system calls for remote execution
US7539986B2 (en) Method for guest operating system integrity validation
Penneman et al. Formal virtualization requirements for the ARM architecture
WO2002050664A3 (en) Logical substitution of processor control in an emulated computing environment
Vahidi et al. VETE: Virtualizing the Trusted Execution Environment
KR20070003765A (en) operating system
JP2005122334A (en) Memory dump method, memory dump program, and virtual computer system
US7581037B2 (en) Effecting a processor operating mode change to execute device code
US20030115578A1 (en) PC platform simulation system employing efficient memory access simulation in a direct execution environment
US20040193394A1 (en) Method for CPU simulation using virtual machine extensions
Baldin et al. Proteus, a hybrid virtualization platform for embedded systems

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2001991342

Country of ref document: EP

Ref document number: 2002551693

Country of ref document: JP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWP Wipo information: published in national office

Ref document number: 2001991342

Country of ref document: EP