WO2003023602A1 - Data processing system and control method thereof - Google Patents

Data processing system and control method thereof Download PDF

Info

Publication number
WO2003023602A1
WO2003023602A1 PCT/JP2002/009108 JP0209108W WO03023602A1 WO 2003023602 A1 WO2003023602 A1 WO 2003023602A1 JP 0209108 W JP0209108 W JP 0209108W WO 03023602 A1 WO03023602 A1 WO 03023602A1
Authority
WO
WIPO (PCT)
Prior art keywords
data
processing units
transfer means
data transfer
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2002/009108
Other languages
English (en)
French (fr)
Inventor
Hiroshi Shimura
Kenji Ikeda
Tomoyoshi Sato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
IP Flex Inc
Original Assignee
IP Flex Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by IP Flex Inc filed Critical IP Flex Inc
Priority to KR1020047000161A priority Critical patent/KR100960518B1/ko
Priority to US10/399,360 priority patent/US7380100B2/en
Priority to CA2459411A priority patent/CA2459411C/en
Priority to JP2003527588A priority patent/JP4152319B2/ja
Priority to EP02767916A priority patent/EP1443392A4/en
Publication of WO2003023602A1 publication Critical patent/WO2003023602A1/ja
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Multi Processors (AREA)
  • Stored Programmes (AREA)
  • Advance Control (AREA)
PCT/JP2002/009108 2001-09-07 2002-09-06 Data processing system and control method thereof Ceased WO2003023602A1 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
KR1020047000161A KR100960518B1 (ko) 2001-09-07 2002-09-06 데이터 처리 시스템 및 그 제어방법
US10/399,360 US7380100B2 (en) 2001-09-07 2002-09-06 Data processing system and control method utilizing a plurality of date transfer means
CA2459411A CA2459411C (en) 2001-09-07 2002-09-06 Data processing system and control method
JP2003527588A JP4152319B2 (ja) 2001-09-07 2002-09-06 データ処理システムおよびその制御方法
EP02767916A EP1443392A4 (en) 2001-09-07 2002-09-06 DATA PROCESSING DEVICE AND ASSOCIATED CONTROL METHOD

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2001-272257 2001-09-07
JP2001272257 2001-09-07

Publications (1)

Publication Number Publication Date
WO2003023602A1 true WO2003023602A1 (en) 2003-03-20

Family

ID=19097658

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2002/009108 Ceased WO2003023602A1 (en) 2001-09-07 2002-09-06 Data processing system and control method thereof

Country Status (8)

Country Link
US (1) US7380100B2 (ja)
EP (1) EP1443392A4 (ja)
JP (1) JP4152319B2 (ja)
KR (1) KR100960518B1 (ja)
CN (1) CN100397331C (ja)
CA (1) CA2459411C (ja)
TW (1) TWI238317B (ja)
WO (1) WO2003023602A1 (ja)

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006083137A1 (en) * 2005-02-07 2006-08-10 Samsung Electronics Co., Ltd. Method of generating usage rule information for broadcast channel
JP2007241830A (ja) * 2006-03-10 2007-09-20 Fujitsu Ltd リコンフィグラブル回路
WO2009005089A1 (ja) * 2007-07-03 2009-01-08 Nec Corporation データ暗号化／復号化処理方法およびデータ処理装置
JP2009157613A (ja) * 2007-12-26 2009-07-16 Fujitsu Microelectronics Ltd リコンフィギュラブル回路
WO2009096482A1 (ja) 2008-01-31 2009-08-06 Ipflex Inc. 再構成可能なデバイス
US7941794B2 (en) 2004-08-30 2011-05-10 Sanyo Electric Co., Ltd. Data flow graph processing method and processing apparatus provided with reconfigurable circuit
JP2011154534A (ja) * 2010-01-27 2011-08-11 Fujitsu Semiconductor Ltd リコンフィギュラブル回路および半導体集積回路
JP2011170900A (ja) * 2011-06-08 2011-09-01 Canon Inc データ処理装置及びその制御方法
US8243084B2 (en) 2004-12-20 2012-08-14 Canon Kabushiki Kaisha Apparatus and method for processing data
WO2018179739A1 (ja) * 2017-03-28 2018-10-04 富士通株式会社 情報処理装置、情報処理方法及びプログラム
JP2018530025A (ja) * 2015-06-26 2018-10-11 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッドＡｄｖａｎｃｅｄ Ｍｉｃｒｏ Ｄｅｖｉｃｅｓ Ｉｎｃｏｒｐｏｒａｔｅｄ 高速で再構成可能な回路及び高帯域幅のメモリインタフェースを用いたコンピュータアーキテクチャ
JP2018180805A (ja) * 2017-04-10 2018-11-15 東芝デベロップメントエンジニアリング株式会社 管理装置

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7380100B2 (en) 2001-09-07 2008-05-27 Ipflex Inc. Data processing system and control method utilizing a plurality of date transfer means
US7715377B2 (en) * 2002-01-03 2010-05-11 Integrated Device Technology, Inc. Apparatus and method for matrix memory switching element
US7937557B2 (en) * 2004-03-16 2011-05-03 Vns Portfolio Llc System and method for intercommunication between computers in an array
US7447725B2 (en) * 2004-11-05 2008-11-04 International Business Machines Corporation Apparatus for controlling rounding modes in single instruction multiple data (SIMD) floating-point units
US7668979B1 (en) * 2005-03-25 2010-02-23 Tilera Corporation Buffering data in a parallel processing environment
US7904695B2 (en) * 2006-02-16 2011-03-08 Vns Portfolio Llc Asynchronous power saving computer
JP4596538B2 (ja) * 2005-09-05 2010-12-08 京セラミタ株式会社 情報処理装置、記録媒体、およびプログラム
US7904615B2 (en) 2006-02-16 2011-03-08 Vns Portfolio Llc Asynchronous computer communication
US7934075B2 (en) * 2006-02-16 2011-04-26 Vns Portfolio Llc Method and apparatus for monitoring inputs to an asyncrhonous, homogenous, reconfigurable computer array
US7966481B2 (en) 2006-02-16 2011-06-21 Vns Portfolio Llc Computer system and method for executing port communications without interrupting the receiving computer
JP4866194B2 (ja) * 2006-09-29 2012-02-01 富士通セミコンダクター株式会社 集積回路及びリコンフィギュラブル回路の入力データ制御方法
US10007486B2 (en) * 2008-12-01 2018-06-26 Micron Technology, Inc. Systems and methods to enable identification of different data sets
JP2011203935A (ja) * 2010-03-25 2011-10-13 Olympus Corp 分散処理システム、制御部、演算部、分散処理方法、及びプログラム
AU2014222148A1 (en) * 2013-03-01 2015-09-17 Atonarp Inc. Data processing device and control method therefor
IT201700062830A1 (it) 2017-06-08 2018-12-08 Stmicroelectronics Application Gmbh Sistema di elaborazione, relativo circuito integrato, dispositivo e procedimento

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1997003444A1 (en) * 1995-07-10 1997-01-30 Xilinx, Inc. System comprising field programmable gate array and intelligent memory
JP2000324102A (ja) * 1999-05-12 2000-11-24 Toshiba Corp 伝送装置および伝送システム

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06500655A (ja) * 1990-10-03 1994-01-20 スィンキング　マシンズ　コーポレーション 並列コンピュータ・システム
TW330265B (en) * 1994-11-22 1998-04-21 Hitachi Ltd Semiconductor apparatus
US5887146A (en) * 1995-08-14 1999-03-23 Data General Corporation Symmetric multiprocessing computer with non-uniform memory access architecture
US5778439A (en) 1995-08-18 1998-07-07 Xilinx, Inc. Programmable logic device with hierarchical confiquration and state storage
US5784636A (en) * 1996-05-28 1998-07-21 National Semiconductor Corporation Reconfigurable computer architecture for use in signal processing applications
US5838165A (en) * 1996-08-21 1998-11-17 Chatter; Mukesh High performance self modifying on-the-fly alterable logic FPGA, architecture and method
US6108760A (en) 1997-10-31 2000-08-22 Silicon Spice Method and apparatus for position independent reconfiguration in a network of multiple context processing elements
US6122719A (en) * 1997-10-31 2000-09-19 Silicon Spice Method and apparatus for retiming in a network of multiple context processing elements
DE19807872A1 (de) * 1998-02-25 1999-08-26 Pact Inf Tech Gmbh Verfahren zur Verwaltung von Konfigurationsdaten in Datenflußprozessoren sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstruktur (FPGAs, DPGAs, o. dgl.
WO2000079394A1 (en) * 1999-06-21 2000-12-28 Bops Incorporated Methods and apparatus for providing manifold array (manarray) program context switch with array reconfiguration control
US7380100B2 (en) 2001-09-07 2008-05-27 Ipflex Inc. Data processing system and control method utilizing a plurality of date transfer means

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1997003444A1 (en) * 1995-07-10 1997-01-30 Xilinx, Inc. System comprising field programmable gate array and intelligent memory
JP2000324102A (ja) * 1999-05-12 2000-11-24 Toshiba Corp 伝送装置および伝送システム

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1443392A4 *

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7941794B2 (en) 2004-08-30 2011-05-10 Sanyo Electric Co., Ltd. Data flow graph processing method and processing apparatus provided with reconfigurable circuit
US8243084B2 (en) 2004-12-20 2012-08-14 Canon Kabushiki Kaisha Apparatus and method for processing data
WO2006083137A1 (en) * 2005-02-07 2006-08-10 Samsung Electronics Co., Ltd. Method of generating usage rule information for broadcast channel
JP2007241830A (ja) * 2006-03-10 2007-09-20 Fujitsu Ltd リコンフィグラブル回路
US8099540B2 (en) 2006-03-10 2012-01-17 Fujitsu Semiconductor Limited Reconfigurable circuit
WO2009005089A1 (ja) * 2007-07-03 2009-01-08 Nec Corporation データ暗号化／復号化処理方法およびデータ処理装置
JP5487966B2 (ja) * 2007-07-03 2014-05-14 日本電気株式会社 データ暗号化／復号化処理方法およびデータ処理装置
US8341394B2 (en) 2007-07-03 2012-12-25 Nec Corporation Data encryption/decryption method and data processing device
JP2009157613A (ja) * 2007-12-26 2009-07-16 Fujitsu Microelectronics Ltd リコンフィギュラブル回路
WO2009096482A1 (ja) 2008-01-31 2009-08-06 Ipflex Inc. 再構成可能なデバイス
JP2011154534A (ja) * 2010-01-27 2011-08-11 Fujitsu Semiconductor Ltd リコンフィギュラブル回路および半導体集積回路
US9720879B2 (en) 2010-01-27 2017-08-01 Cypress Semiconductor Corporation Reconfigurable circuit having rows of a matrix of registers connected to corresponding ports and a semiconductor integrated circuit
JP2011170900A (ja) * 2011-06-08 2011-09-01 Canon Inc データ処理装置及びその制御方法
JP2018530025A (ja) * 2015-06-26 2018-10-11 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッドＡｄｖａｎｃｅｄ Ｍｉｃｒｏ Ｄｅｖｉｃｅｓ Ｉｎｃｏｒｐｏｒａｔｅｄ 高速で再構成可能な回路及び高帯域幅のメモリインタフェースを用いたコンピュータアーキテクチャ
WO2018179739A1 (ja) * 2017-03-28 2018-10-04 富士通株式会社 情報処理装置、情報処理方法及びプログラム
JP2018180805A (ja) * 2017-04-10 2018-11-15 東芝デベロップメントエンジニアリング株式会社 管理装置

Also Published As

Publication number Publication date
EP1443392A1 (en) 2004-08-04
JP4152319B2 (ja) 2008-09-17
KR100960518B1 (ko) 2010-06-03
CA2459411C (en) 2013-04-02
CA2459411A1 (en) 2003-03-20
KR20040027871A (ko) 2004-04-01
CN1541355A (zh) 2004-10-27
EP1443392A4 (en) 2007-08-15
US7380100B2 (en) 2008-05-27
CN100397331C (zh) 2008-06-25
TWI238317B (en) 2005-08-21
JPWO2003023602A1 (ja) 2004-12-24
US20040030815A1 (en) 2004-02-12

Similar Documents

Publication Publication Date Title
WO2003023602A1 (en) Data processing system and control method thereof
WO2001075636A3 (en) Hypercomputer
WO2000076123A3 (en) Method and system for master to master communication in control systems
MXPA03005214A (es) Sistema, metodo y producto de programa de computadora para configurar sistemas de computo.
AU2002349407A1 (en) Communication information sharing system, communication information sharing method, communication information sharing program
AU2002210556A1 (en) System, method, computer program product for communicating data for objects that are transported
IL159460A0 (en) Method and system for controlling data information between two portable medical apparatuses
WO2007050899A3 (en) A method and apparatus for processing in an idle state by an access network in wireless communication systems
AU2002361560A1 (en) System, method, and computer program product for providing control for high speed fiber placement
AU2003275696A1 (en) Communication system, communication method, and data processing apparatus
WO2001039050A3 (en) Network-based design systems and methods
AU2003284517A1 (en) Data transmission method, data reception method, transmission device and reception device using the same, and communication system using the same
AU7685500A (en) Network system, control method, control apparatus, and multiprocessor
WO2004084450A3 (en) Method and system for a data transmission in a communication system
AU2002231843A1 (en) Method for controlling data transmission, and data transmission system
WO2004046845A3 (en) System and method for data transmission and reception
WO2004095211A3 (en) Data storage system
AU2001244587A1 (en) Server computer, card providing control method, and card distributing control method
WO2007070734A3 (en) Method and system for directing attention during a conversation
AU2003303731A1 (en) Method, system and interworking unit for combining the signalling link of the two different control planes in a distributed radio access network
MXPA02000007A (es) Transmision de datos en sistemas de transmision en linea.
WO2005057376A3 (en) A multi-port interface for a switched wireless network
AU2001252091A1 (en) Method for controlling and/or monitoring system units, computer network for carrying out this method and computer program product
EP1115055A3 (en) System and method for using data processors controlled by one or more control devices
AU2003214554A1 (en) Vliw processor with data spilling means

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BY BZ CA CH CN CO CR CU CZ DE DM DZ EC EE ES FI GB GD GE GH HR HU ID IL IN IS JP KE KG KP KR LC LK LR LS LT LU LV MA MD MG MN MW MX MZ NO NZ OM PH PL PT RU SD SE SG SI SK SL TJ TM TN TR TZ UA UG US UZ VC VN YU ZA ZM

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ UG ZM ZW AM AZ BY KG KZ RU TJ TM AT BE BG CH CY CZ DK EE ES FI FR GB GR IE IT LU MC PT SE SK TR BF BJ CF CG CI GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)

Free format text: EXCEPT/SAUF US

WWE Wipo information: entry into national phase

Ref document number: 10399360

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 2003527588

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 2153/DELNP/2003

Country of ref document: IN

WWE Wipo information: entry into national phase

Ref document number: 1020047000161

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2002332148

Country of ref document: AU

WWE Wipo information: entry into national phase

Ref document number: 20028157214

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 2459411

Country of ref document: CA

WWE Wipo information: entry into national phase

Ref document number: 2002767916

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2002767916

Country of ref document: EP