WO2003025737A1 - Operation apparatus and operation system - Google Patents

Operation apparatus and operation system Download PDF

Info

Publication number
WO2003025737A1
WO2003025737A1 PCT/JP2002/008681 JP0208681W WO03025737A1 WO 2003025737 A1 WO2003025737 A1 WO 2003025737A1 JP 0208681 W JP0208681 W JP 0208681W WO 03025737 A1 WO03025737 A1 WO 03025737A1
Authority
WO
WIPO (PCT)
Prior art keywords
outputting
inputs
result
input
predetermined
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2002/008681
Other languages
English (en)
French (fr)
Inventor
Takatoshi Nakamura
Akihiro Yokota
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NTI Inc
Original Assignee
NTI Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NTI Inc filed Critical NTI Inc
Priority to US10/505,681 priority Critical patent/US20060064449A1/en
Priority to EP02760770A priority patent/EP1467279A4/en
Publication of WO2003025737A1 publication Critical patent/WO2003025737A1/ja
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Control Of Multiple Motors (AREA)
  • Multi Processors (AREA)
  • Complex Calculations (AREA)
PCT/JP2002/008681 2001-08-29 2002-08-28 Operation apparatus and operation system Ceased WO2003025737A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US10/505,681 US20060064449A1 (en) 2001-08-29 2002-08-28 Operation apparatus and operation system
EP02760770A EP1467279A4 (en) 2001-08-29 2002-08-28 OPERATING APPARATUS AND OPERATING SYSTEM

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2001-259644 2001-08-29
JP2001259644A JP3548142B2 (ja) 2001-08-29 2001-08-29 演算装置及び演算システム

Publications (1)

Publication Number Publication Date
WO2003025737A1 true WO2003025737A1 (en) 2003-03-27

Family

ID=19086985

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2002/008681 Ceased WO2003025737A1 (en) 2001-08-29 2002-08-28 Operation apparatus and operation system

Country Status (5)

Country Link
US (1) US20060064449A1 (ja)
EP (1) EP1467279A4 (ja)
JP (1) JP3548142B2 (ja)
TW (1) TWI238351B (ja)
WO (1) WO2003025737A1 (ja)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7840627B2 (en) * 2003-12-29 2010-11-23 Xilinx, Inc. Digital signal processing circuit having input register blocks
US7844653B2 (en) * 2003-12-29 2010-11-30 Xilinx, Inc. Digital signal processing circuit having a pre-adder circuit
US7853636B2 (en) * 2003-12-29 2010-12-14 Xilinx, Inc. Digital signal processing circuit having a pattern detector circuit for convergent rounding
US7860915B2 (en) 2003-12-29 2010-12-28 Xilinx, Inc. Digital signal processing circuit having a pattern circuit for determining termination conditions
US7853634B2 (en) * 2003-12-29 2010-12-14 Xilinx, Inc. Digital signal processing circuit having a SIMD circuit
US7865542B2 (en) 2003-12-29 2011-01-04 Xilinx, Inc. Digital signal processing block having a wide multiplexer
US7853632B2 (en) * 2003-12-29 2010-12-14 Xilinx, Inc. Architectural floorplan for a digital signal processing circuit
US7870182B2 (en) * 2003-12-29 2011-01-11 Xilinx Inc. Digital signal processing circuit having an adder circuit with carry-outs
US7849119B2 (en) * 2003-12-29 2010-12-07 Xilinx, Inc. Digital signal processing circuit having a pattern detector circuit
US7882165B2 (en) 2003-12-29 2011-02-01 Xilinx, Inc. Digital signal processing element having an arithmetic logic unit
US7840630B2 (en) * 2003-12-29 2010-11-23 Xilinx, Inc. Arithmetic logic unit circuit
US20050216517A1 (en) * 2004-03-24 2005-09-29 Calpont Corporation Graph processor for a hardware database management system
US8543635B2 (en) * 2009-01-27 2013-09-24 Xilinx, Inc. Digital signal processing block with preadder stage
US8479133B2 (en) * 2009-01-27 2013-07-02 Xilinx, Inc. Method of and circuit for implementing a filter in an integrated circuit

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5450557A (en) 1989-11-07 1995-09-12 Loral Aerospace Corp. Single-chip self-configurable parallel processor
JPH08106375A (ja) * 1994-10-03 1996-04-23 Ricoh Co Ltd 信号処理演算器
JPH1124890A (ja) * 1997-07-09 1999-01-29 Matsushita Electric Ind Co Ltd プログラマブル演算回路および装置
JPH11232079A (ja) * 1998-02-16 1999-08-27 Fuji Xerox Co Ltd 情報処理システム

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4967340A (en) * 1985-06-12 1990-10-30 E-Systems, Inc. Adaptive processing system having an array of individually configurable processing components
US4760544A (en) * 1986-06-20 1988-07-26 Plessey Overseas Limited Arithmetic logic and shift device
KR0142803B1 (ko) * 1993-09-02 1998-07-15 모리시다 요이치 신호처리장치
US6112288A (en) * 1998-05-19 2000-08-29 Paracel, Inc. Dynamic configurable system of parallel modules comprising chain of chips comprising parallel pipeline chain of processors with master controller feeding command and data
EP1059580A1 (de) * 1999-06-10 2000-12-13 Siemens Aktiengesellschaft Programmgesteuerte Einheit

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5450557A (en) 1989-11-07 1995-09-12 Loral Aerospace Corp. Single-chip self-configurable parallel processor
JPH08106375A (ja) * 1994-10-03 1996-04-23 Ricoh Co Ltd 信号処理演算器
JPH1124890A (ja) * 1997-07-09 1999-01-29 Matsushita Electric Ind Co Ltd プログラマブル演算回路および装置
JPH11232079A (ja) * 1998-02-16 1999-08-27 Fuji Xerox Co Ltd 情報処理システム

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1467279A4

Also Published As

Publication number Publication date
EP1467279A4 (en) 2007-03-21
JP2003067180A (ja) 2003-03-07
US20060064449A1 (en) 2006-03-23
EP1467279A1 (en) 2004-10-13
TWI238351B (en) 2005-08-21
JP3548142B2 (ja) 2004-07-28

Similar Documents

Publication Publication Date Title
WO2003025737A1 (en) Operation apparatus and operation system
WO2002079990A3 (en) Apparatus and methods for fault-tolerant computing using a switching fabric
TWI266233B (en) Method and system for performing a calculation operation and a device
WO2003069822A3 (en) Method for rate matching
AU2001293705A1 (en) Method and input device for inputting characters from a character set, especially one-handedly
EP2315357A3 (en) Multi-stage code generator and decoder for communication systems
WO2005112250A3 (en) File download and streaming system
CA2358416A1 (en) Process facility control systems using an efficient prediction form and methods of operating the same
IL142676A0 (en) Control program product and data processing system
WO2006044689A3 (en) Food product contamination event management system and method
WO2008073917A3 (en) Programmable video signal processor for video compression and decompression
WO2000055809A3 (de) Anordnung miteinander verbundener rechenelemente, verfahren zur rechnergestützten ermittlung einer dynamik, die einem dynamischen prozess zugrunde liegt und verfahren zum rechnergestützten trainieren einer anordnung miteinander verbundener rechenelemente
FR2794216B1 (fr) Installation de remplissage d'un volume de conditionnement avec du gaz
WO2004114097A3 (en) Apparatus and method for multiple function authentication device
EP1420347A3 (en) System and method for optimizing approximation functions
ATE298104T1 (de) Verfahren, vorrichtung und system fur allgemeines steuerungerweiterungsmoduls
KR970068365A (ko) 통신제어장치 및 그것을 사용한 통신시스템
EP2148463A3 (en) A numerical array output device, a numerical array output method, an encryption device, and a decryption device
WO2005041417A3 (en) Digital input signals constructor providing analog representation thereof
WO2002021272A3 (en) Method and apparatus for enhancing reliability of automated data processing
WO2004072819A3 (en) System and method for self-supporting applications
EP1026512A3 (en) Test circuit for a communication element
WO2002011005A1 (en) Money saving evaluation device, money saving evaluation method and money saving service providing method
CA2270328A1 (en) Method and apparatus for efficient selection of a boundary value
NO20032984L (no) Kontrollanordning basert pa buss-teknologi

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BY BZ CA CH CN CO CR CU CZ DE DM DZ EC EE ES FI GB GD GE GH HR HU ID IL IN IS KE KG KP KR KZ LK LR LS LT LU LV MA MD MG MK MW MX MZ NO NZ OM PH PL PT RO SD SE SG SI SK SL TJ TM TN TR TT UA UG US UZ VN YU ZA ZM

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ UG ZM ZW AM AZ BY KG KZ RU TJ TM AT BE BG CH CY CZ DK EE ES FI FR GB GR IE IT LU MC PT SE SK TR BF BJ CF CG CI GA GN GQ GW ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2002760770

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2002760770

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 2006064449

Country of ref document: US

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 10505681

Country of ref document: US

WWP Wipo information: published in national office

Ref document number: 10505681

Country of ref document: US