WO2003041267A2 - Method and apparatus for regulation of electrical component temperature and power consumption rate through bus width reconfiguration - Google Patents

Method and apparatus for regulation of electrical component temperature and power consumption rate through bus width reconfiguration Download PDF

Info

Publication number
WO2003041267A2
WO2003041267A2 PCT/US2002/035227 US0235227W WO03041267A2 WO 2003041267 A2 WO2003041267 A2 WO 2003041267A2 US 0235227 W US0235227 W US 0235227W WO 03041267 A2 WO03041267 A2 WO 03041267A2
Authority
WO
WIPO (PCT)
Prior art keywords
channels
reconfiguration
communication
instructions
component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2002/035227
Other languages
French (fr)
Other versions
WO2003041267A3 (en
Inventor
Deva Bodas
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Priority to DE60210667T priority Critical patent/DE60210667T2/en
Priority to AU2002350117A priority patent/AU2002350117A1/en
Priority to EP02786645A priority patent/EP1459158B1/en
Publication of WO2003041267A2 publication Critical patent/WO2003041267A2/en
Anticipated expiration legal-status Critical
Publication of WO2003041267A3 publication Critical patent/WO2003041267A3/en
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3253—Power saving in bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16—Constructional details or arrangements
    • G06F1/20—Cooling means
    • G06F1/206—Cooling means comprising thermal management
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • the present invention relates to electrical system management. More specifically, the present invention relates to the regulation of electrical component temperature and power consumption rate through the reconfiguration between different interconnect bus widths.
  • Interconnect bus technology is continually driving towards higher-speed serial bus utilization. Along with increased communication rates comes higher power consumption and heat production.
  • temperature regulation of high-power processors such as central processing units (CPU)
  • CPU central processing units
  • a system has its own thermally segregated cooling zone incorporating routed ventilation ducts.
  • other system fan(s) are utilized to cool the memory, input/output (I/O) adapters, and chipset components.
  • I/O input/output
  • FIG. 1 illustrates the layout of a typical computer memory system utilizing an electric fan for temperature reduction.
  • a continuously-operating fan blows cool air towards and across computer component(s), such as memory 104 and/or a memory l controller 106 (as shown).
  • a fan draws hot air from the component(s), sending it out of the computer enclosure (not shown).
  • an electric fan 102 such as is typical in the art produces a large amount of undesirable noise, and because of frictional losses incurred by the moving parts, fan operation consumes a great deal of valuable system energy.
  • Figure 1 illustrates the layout of a typical computer memory system utilizing an electric fan for temperature reduction.
  • Figure 2 provides a block diagram illustration of a power and temperature regulation device utilizing interface bus width control under principles of the present invention.
  • Figure 3 provides an illustration of the process of power/thermal management under principles of the present invention.
  • FIG. 2 provides a block diagram illustration of a power and temperature regulation device utilizing interface bus width control under principles of the present invention.
  • an interface 206 between a chipset 204 and an Input/Output (I/O) controller 202 exists.
  • the chipset 204 in one embodiment utilizes an 8-bit wide serial high-speed interconnect link 206 interface and consumes approximately 2 watts of power per port 208,210. If both sides, initiator (202/204) and target (204/202), of an interconnect link 206 reside inside one system, such as is shown in figure 2, 4 watts of power per 8-bit link 206 are consumed.
  • the bus width representative of the number of communication lines (channels) utilized by the bus, is reconfigurable to different sizes (e.g. 2-bit, 4-bit, 8- bit, etc.). In one embodiment, this reconfiguration can be performed utilizing such buffering methods as are well known in the art, e.g. internal timing logic used to control an interface between I/O buffers (not shown) and the chip's 204 internal bus.
  • Figure 2 demonstrates an 8-bit bus (interconnect link) 206, which is currently utilizing only 4 of the lines (4-bit) 212 to reduce heat production and/or to reduce the rate of energy consumption.
  • the bus width is reconfigurable during system operation after 'reset' or 'power-on' (in addition to at 'start-up').
  • reconfiguration can be performed by various methods known in the art. Reconfiguration may be instigated by either an initiator (202/204) or a target (204/202) by sending a special command (or request). In one embodiment, the initiator (202/204) and target (204/202) may then go through a 'reset' process to change the bus width. In the alternative, the initiator (202/204) and target (204/202) may change the bus width following a specific handshake process.
  • a power/thermal manager 211 initiates and executes reconfiguration under Operating System-directed configuration Power Management
  • OSPM is a general term used by ACPI (Advanced Configuration and Power
  • ACPI ACPI 1.0b specification, February 1999.
  • ACPI is an open specification that encompasses PC hardware, operating system software and peripheral device interfaces.
  • the specification provides the manner in which the Operating System (OS), motherboard hardware, and peripheral devices (such as CD-ROMs, hard drives, etc.) talk to each other regarding power usage.
  • OS Operating System
  • motherboard hardware such as CD-ROMs, hard drives, etc.
  • peripheral devices such as CD-ROMs, hard drives, etc.
  • OSPM Operating System Directed Power Management
  • a 'power event' triggers the power manager 211 to request a change in power consumption of an interconnect link(s) 206 by reconfiguring to a different number of utilized lines 212 in the bus(es) 206.
  • a system may have a north bridge, such as a memory controller hub (MCH), connected to two I/O bridges (IOH), each with 8-bit high-speed serial links.
  • MCH memory controller hub
  • IOH I/O bridges
  • Such an interconnect mechanism may consume about 8 watts of system power.
  • an OSPM request to reduce to a 4-bit link may result in a reduction of power consumption to 4 watts, saving about 4 watts of power (or 50%).
  • various situations can constitute a 'power event' for triggering bus width reconfiguration. These include: (1) Temperature increase inside the system beyond some threshold; (2) Failure of a system fan(s); (3) Increase in die temperature of a chipset component(s); (4) System requirement for operation under battery power due to failure of an Alternating Current (AC) source, etc. (bus width reduction to decrease power consumption rate); and (5) Consistently low system utilization.
  • AC Alternating Current
  • FIG. 3 provides an illustration of the process of power/thermal management under principles of the present invention.
  • a 'power event' 302 is communicated to a power manager 303.
  • the power manager 303 implements a policy- based decision 304, the policy being for management of system power, temperature regulation, performance, and 'Reliability, Availability, and Serviceability' (RAS) concerns. Based on policy, the power manager 303 may request a change of interconnect bus width of one or more system components.
  • the operating system 306 communicates with the bus and device drivers 308,310 to request a change of power state (bus width).
  • the bus and device drivers 308,310 take preparatory action and then indicate when ready for such a transition. When appropriate, the operating system 306 requests the bus width reconfiguration 312.
  • the system if the customer environment is cool, the system remains configured for high performance (high speed).
  • a system does not need to be designed for the 'worst case scenario' (to the detriment of all system users in more temperate environments).
  • the system can be designed for 'normal' (average) operating conditions and environments, and if the conditions are worse than this, the system, under principles of the present invention, will reconfigure itself. In an embodiment, the system can reconfigure itself as many times as necessary after boot-up, following environmental changes.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Power Sources (AREA)
  • Emergency Protection Circuit Devices (AREA)
  • Control Of Temperature (AREA)

Abstract

A system is disclosed for the regulation of electrical component temperature and power consumption rate through the reconfiguration between different interconnect bus widths.

Description

Method and Apparatus for Regulation of Electrical Component Temperature and Power Consumption Rate through Bus Width
Reconfiguration
Background Information
[001] The present invention relates to electrical system management. More specifically, the present invention relates to the regulation of electrical component temperature and power consumption rate through the reconfiguration between different interconnect bus widths.
[002] Interconnect bus technology is continually driving towards higher-speed serial bus utilization. Along with increased communication rates comes higher power consumption and heat production. In many systems today, temperature regulation of high-power processors, such as central processing units (CPU), involves the usage of electric fan(s). Often, a system has its own thermally segregated cooling zone incorporating routed ventilation ducts. For the other components in such a system, other system fan(s) are utilized to cool the memory, input/output (I/O) adapters, and chipset components. [003] With faster, denser memory, high-speed I/O devices, and chipsets with high-speed interconnects, temperature regulation becomes an even more challenging problem. Typically, a larger diameter fan or fan with higher rotational speed is used to compensate for the additional heat production. However, such solutions result in higher acoustic noise (in addition to possible electromagnetic interference), making the system unfit for many environments and may not be feasible due to dimensional constraints. Further, cooling fans can consume a considerable amount of valuable system power. [004] Figure 1 illustrates the layout of a typical computer memory system utilizing an electric fan for temperature reduction. A continuously-operating fan blows cool air towards and across computer component(s), such as memory 104 and/or a memory l controller 106 (as shown). Or, in another configuration in the art, a fan draws hot air from the component(s), sending it out of the computer enclosure (not shown). As stated above, an electric fan 102, such as is typical in the art produces a large amount of undesirable noise, and because of frictional losses incurred by the moving parts, fan operation consumes a great deal of valuable system energy.
[005] It is therefore desirable to have a system for temperature regulation of electronic components that avoids the above-mentioned problems, in addition to having other advantages, such as improved control over power consumption rate.
Brief Description Of The Drawings
[006] Figure 1 illustrates the layout of a typical computer memory system utilizing an electric fan for temperature reduction.
[007] Figure 2 provides a block diagram illustration of a power and temperature regulation device utilizing interface bus width control under principles of the present invention.
[008] Figure 3 provides an illustration of the process of power/thermal management under principles of the present invention.
Detailed Description [009] As computer performance improves through increased component speed, thermal energy production increases as well. An embodiment of the present invention provides for a method to balance computer performance with chip environmental needs. [010] Figure 2 provides a block diagram illustration of a power and temperature regulation device utilizing interface bus width control under principles of the present invention. In one embodiment, an interface 206 between a chipset 204 and an Input/Output (I/O) controller 202 exists. In accessing I/O 202, the chipset 204 in one embodiment utilizes an 8-bit wide serial high-speed interconnect link 206 interface and consumes approximately 2 watts of power per port 208,210. If both sides, initiator (202/204) and target (204/202), of an interconnect link 206 reside inside one system, such as is shown in figure 2, 4 watts of power per 8-bit link 206 are consumed.
[011] In one embodiment, the bus width, representative of the number of communication lines (channels) utilized by the bus, is reconfigurable to different sizes (e.g. 2-bit, 4-bit, 8- bit, etc.). In one embodiment, this reconfiguration can be performed utilizing such buffering methods as are well known in the art, e.g. internal timing logic used to control an interface between I/O buffers (not shown) and the chip's 204 internal bus. Figure 2 demonstrates an 8-bit bus (interconnect link) 206, which is currently utilizing only 4 of the lines (4-bit) 212 to reduce heat production and/or to reduce the rate of energy consumption. In one embodiment, the bus width is reconfigurable during system operation after 'reset' or 'power-on' (in addition to at 'start-up'). In one embodiment, reconfiguration can be performed by various methods known in the art. Reconfiguration may be instigated by either an initiator (202/204) or a target (204/202) by sending a special command (or request). In one embodiment, the initiator (202/204) and target (204/202) may then go through a 'reset' process to change the bus width. In the alternative, the initiator (202/204) and target (204/202) may change the bus width following a specific handshake process.
[012] In one embodiment, a power/thermal manager 211 initiates and executes reconfiguration under Operating System-directed configuration Power Management
(OSPM). OSPM is a general term used by ACPI (Advanced Configuration and Power
Interface), an industry standard established by Intel, Microsoft, and Toshiba (ACPI 1.0b specification, February 1999). ACPI is an open specification that encompasses PC hardware, operating system software and peripheral device interfaces. The specification provides the manner in which the Operating System (OS), motherboard hardware, and peripheral devices (such as CD-ROMs, hard drives, etc.) talk to each other regarding power usage. (See http://www.intel.com/eBusiness/products/mobile/initiatives/ ar420.htm) Operating System Directed Power Management (OSPM) involves the OS managing all power activities and providing power to devices only on an 'as-needed' basis. [013] In an embodiment of the present invention, a 'power event' (triggering event) triggers the power manager 211 to request a change in power consumption of an interconnect link(s) 206 by reconfiguring to a different number of utilized lines 212 in the bus(es) 206. For example, a system may have a north bridge, such as a memory controller hub (MCH), connected to two I/O bridges (IOH), each with 8-bit high-speed serial links. Such an interconnect mechanism may consume about 8 watts of system power. In one embodiment, an OSPM request to reduce to a 4-bit link may result in a reduction of power consumption to 4 watts, saving about 4 watts of power (or 50%). [014] In one embodiment, various situations can constitute a 'power event' for triggering bus width reconfiguration. These include: (1) Temperature increase inside the system beyond some threshold; (2) Failure of a system fan(s); (3) Increase in die temperature of a chipset component(s); (4) System requirement for operation under battery power due to failure of an Alternating Current (AC) source, etc. (bus width reduction to decrease power consumption rate); and (5) Consistently low system utilization.
[015] This system of power/thermal regulation is also envisioned as being utilized for interface between a processor, such as a central processing unit (CPU), and a chipset (memory controller). Further, in an another alternative embodiment, the system could be used for interface between a chipset and memory, between two processors (such as CPU's) or between two I/O devices. [016] Figure 3 provides an illustration of the process of power/thermal management under principles of the present invention. In one embodiment, a 'power event' 302 is communicated to a power manager 303. The power manager 303 implements a policy- based decision 304, the policy being for management of system power, temperature regulation, performance, and 'Reliability, Availability, and Serviceability' (RAS) concerns. Based on policy, the power manager 303 may request a change of interconnect bus width of one or more system components. In an embodiment, the operating system 306 communicates with the bus and device drivers 308,310 to request a change of power state (bus width). In an embodiment, the bus and device drivers 308,310 take preparatory action and then indicate when ready for such a transition. When appropriate, the operating system 306 requests the bus width reconfiguration 312.
[017] In one embodiment, if the customer environment is cool, the system remains configured for high performance (high speed). A system does not need to be designed for the 'worst case scenario' (to the detriment of all system users in more temperate environments). The system can be designed for 'normal' (average) operating conditions and environments, and if the conditions are worse than this, the system, under principles of the present invention, will reconfigure itself. In an embodiment, the system can reconfigure itself as many times as necessary after boot-up, following environmental changes. [018] Although several embodiments are specifically illustrated and described herein, it will be appreciated that modifications and variations of the present invention are covered by the above teachings and within the purview of the appended claims without departing from the spirit and intended scope of the invention.

Claims

Claims:
1. A system to control a communication rate between electrical components, comprising: a first component including a first port to be coupled to a first number of communication channels, said first port to control communication between the first port and the communication channels at a first communication rate, such that said first port is to communicate with a second number of communication channels in response to triggering event, said number being less than said first number.
2. The system of claim 1, wherein a reconfiguration is performed by a power manager to change from communication with the first number of channels to the second number of channels.
3. The system of claim 1, wherein a reconfiguration is performed by a thermal manager to change from communication with the first number of channels to the second number of channels.
4. The system of claim 1, wherein a reconfiguration is performed by an operating system under Operating System-based Power Management (OSPM) to change from communication with the first number of channels to the second number of channels.
5. The system of claim 1, wherein said first number of channels includes said second number of channels as a subset.
6. The system of claim 5, wherein an Interconnect bus includes said first number of communication channels.
7. The system of claim 1, wherein a reconfiguration is performed to change from communication with the first number of channels to the second number of channels in response to said triggering event as a system management policy-based decision.
8. The system of claim 7, wherein said policy-based decision involves analysis of a number of decision criteria.
9. The system of claim 8, wherein said number of decision parameters include: Power Management; Thermal Management; Reliability, Availability, and Serviceability (RAS); and System Performance.
10. The system of claim 8, wherein said analysis and said reconfiguration occur at a time after system boot-up.
11. A method to control the communication rate of electrical components comprising: utilizing, by a first component, a first number of communication channels to communicate with a second component at a first communication rate; utilizing, by said first component, a second number of communication channels to communicate with said second component at a second communication rate; and reconfiguring between the utilization of said first number of channels and said second number of channels in response to a triggering event.
12. The method of claim 11, wherein said reconfiguration is performed by a power manager.
13. The method of claim 11, wherein said reconfiguration is performed by a thermal manager.
14. The method of claim 11, wherein said reconfiguration is performed by an operating system under Operating System based Power Management (OSPM).
15. The method of claim 11, wherein said first number of channels includes said second number of channels as a subset.
16. The method of claim 15, wherein an Interconnect bus includes said first number of communication channels.
17. The method of claim 11, wherein said reconfiguration is performed in response to said triggering event as a system management policy-based decision.
18. The method of claim 17, wherein said policy-based decision involves analysis of a number of decision criteria.
19. The method of claim 18, wherein said number of decision parameters include:
Power Management; Thermal Management; Reliability, Availability, and Serviceability
(RAS); and System Performance.
20. The method of claim 18, wherein said analysis and said reconfiguration occur at a time after system boot-up.
21. A set of instructions residing in a storage medium, said set of instructions capable of being executed by a processor to control the communication rate of electrical components comprising: utilizing, by a first component, a first number of communication channels to communicate with a second component at a first communication rate; utilizing, by said first component, a second number of communication channels to communicate with said second component at a second communication rate; and reconfiguring between the utilization of said first number of channels and said second number of channels in response to a triggering event.
22. The set of instructions of claim 21, wherein said reconfiguration is performed by a power manager.
23. The set of instructions of claim 21, wherein said reconfiguration is performed by a thermal manager.
24. The set of instructions of claim 21, wherein said reconfiguration is performed by an operating system under Operating System based Power Management (OSPM).
25. The set of instructions of claim 21, wherein said first number of channels includes said second number of channels as a subset.
26. The set of instructions of claim 25, wherein an Interconnect bus includes said first number of communication channels.
27. The set of instructions of claim 21, wherein said reconfiguration is performed in response to said triggering event as a system management policy-based decision.
28. The set of instructions of claim 27, wherein said policy-based decision involves analysis of a number of decision criteria.
29. The set of instructions of claim 28, wherein said number of decision parameters include: Power Management; Thermal Management; Reliability, Availability, and
Serviceability (RAS); and System Performance.
30. The set of instructions of claim 28, wherein said analysis and said reconfiguration occur at a time after system boot-up.
PCT/US2002/035227 2001-11-05 2002-10-31 Method and apparatus for regulation of electrical component temperature and power consumption rate through bus width reconfiguration Ceased WO2003041267A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
DE60210667T DE60210667T2 (en) 2001-11-05 2002-10-31 METHOD AND DEVICE FOR CONTROLLING THE TEMPERATURE OF ELECTRICAL COMPONENTS AND THE POWER CONSUMPTION RATE BY BUS-WIDE RECONFIGURATION
AU2002350117A AU2002350117A1 (en) 2001-11-05 2002-10-31 Method and apparatus for regulation of electrical component temperature and power consumption rate through bus width reconfiguration
EP02786645A EP1459158B1 (en) 2001-11-05 2002-10-31 Method and apparatus for regulation of electrical component temperature and power consumption rate through bus width reconfiguration

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/010,395 2001-11-05
US10/010,395 US20030088799A1 (en) 2001-11-05 2001-11-05 Method and apparatus for regulation of electrical component temperature and power consumption rate through bus width reconfiguration

Publications (2)

Publication Number Publication Date
WO2003041267A2 true WO2003041267A2 (en) 2003-05-15
WO2003041267A3 WO2003041267A3 (en) 2004-07-08

Family

ID=21745570

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2002/035227 Ceased WO2003041267A2 (en) 2001-11-05 2002-10-31 Method and apparatus for regulation of electrical component temperature and power consumption rate through bus width reconfiguration

Country Status (7)

Country Link
US (1) US20030088799A1 (en)
EP (1) EP1459158B1 (en)
CN (1) CN100530044C (en)
AT (1) ATE323302T1 (en)
AU (1) AU2002350117A1 (en)
DE (1) DE60210667T2 (en)
WO (1) WO2003041267A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107894928A (en) * 2016-09-29 2018-04-10 联想企业解决方案(新加坡)有限公司 Reconfiguration of computing devices and/or non-volatile storage devices based on thermal analysis

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7051218B1 (en) * 2001-07-18 2006-05-23 Advanced Micro Devices, Inc. Message based power management
US7174467B1 (en) 2001-07-18 2007-02-06 Advanced Micro Devices, Inc. Message based power management in a multi-processor system
US8046488B2 (en) 2004-05-21 2011-10-25 Intel Corporation Dynamically modulating link width
JP2006004076A (en) * 2004-06-16 2006-01-05 Matsushita Electric Ind Co Ltd Semiconductor integrated device design method, design program, and recording medium
US7596638B2 (en) * 2004-06-21 2009-09-29 Intel Corporation Method, system, and apparatus to decrease CPU temperature through I/O bus throttling
US7480808B2 (en) * 2004-07-16 2009-01-20 Ati Technologies Ulc Method and apparatus for managing power consumption relating to a differential serial communication link
US7836284B2 (en) 2005-06-09 2010-11-16 Qualcomm Incorporated Microprocessor with automatic selection of processing parallelism mode based on width data of instructions
US7694114B2 (en) 2005-06-09 2010-04-06 Qualcomm Incorporated Software selectable adjustment of SIMD parallelism
US7694060B2 (en) * 2005-06-17 2010-04-06 Intel Corporation Systems with variable link widths based on estimated activity levels
US7457901B2 (en) 2005-07-05 2008-11-25 Via Technologies, Inc. Microprocessor apparatus and method for enabling variable width data transfers
US7502880B2 (en) * 2005-07-11 2009-03-10 Via Technologies, Inc. Apparatus and method for quad-pumped address bus
US7441064B2 (en) * 2005-07-11 2008-10-21 Via Technologies, Inc. Flexible width data protocol
US7590787B2 (en) 2005-07-19 2009-09-15 Via Technologies, Inc. Apparatus and method for ordering transaction beats in a data transfer
US7444472B2 (en) * 2005-07-19 2008-10-28 Via Technologies, Inc. Apparatus and method for writing a sparsely populated cache line to memory
US20070094436A1 (en) * 2005-10-20 2007-04-26 Keown William F Jr System and method for thermal management in PCI express system
US7447824B2 (en) * 2005-10-26 2008-11-04 Hewlett-Packard Development Company, L.P. Dynamic lane management system and method
US8069354B2 (en) * 2007-08-14 2011-11-29 Mips Technologies, Inc. Power management for system having one or more integrated circuits
CN102681571B (en) * 2011-03-15 2015-02-04 神基科技股份有限公司 Heating circuit, electronic device and method for entering working mode in low temperature environment
US8868955B2 (en) 2011-07-01 2014-10-21 Intel Corporation Enhanced interconnect link width modulation for power savings
US9053244B2 (en) 2012-06-28 2015-06-09 Intel Corporation Utilization-aware low-overhead link-width modulation for power reduction in interconnects
US9183171B2 (en) 2012-09-29 2015-11-10 Intel Corporation Fast deskew when exiting low-power partial-width high speed link state
US9324030B2 (en) 2014-01-06 2016-04-26 International Business Machines Corporation System interconnect dynamic scaling by predicting I/O requirements
JP6321194B2 (en) 2014-03-20 2018-05-09 インテル コーポレイション Method, apparatus and system for controlling power consumption of unused hardware of link interface
US9876565B2 (en) * 2014-03-24 2018-01-23 Mellanox Technologies, Ltd. Control of communication network performance by varying active optical cable parameters
US9524013B2 (en) 2014-04-16 2016-12-20 International Business Machines Corporation System interconnect dynamic scaling by lane width and operating frequency balancing
US9558139B2 (en) 2014-08-18 2017-01-31 International Business Machines Corporation System interconnect dynamic scaling handshake using spare bit-lane
US10128779B2 (en) 2015-08-10 2018-11-13 Schneider Electric USA, Inc. Induction motor long start protection
US10901936B2 (en) 2016-07-21 2021-01-26 International Business Machines Corporation Staged power on/off sequence at the I/O phy level in an interchip interface
US10636229B2 (en) * 2018-04-17 2020-04-28 Lyft, Inc. Black box with volatile memory caching
US11921662B2 (en) 2019-08-21 2024-03-05 Mellanox Technologies, Ltd. Dynamic bandwidth connections
US12613642B2 (en) * 2022-07-01 2026-04-28 Intel Corporation Adaptive RAS platform based on correlative prediction
US11764939B1 (en) 2022-07-14 2023-09-19 Mellanox Technologies, Ltd. Controlling latency of cable interconnections

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5357625A (en) * 1992-10-26 1994-10-18 International Business Machines Corporation System for identifying common formats and protocols and allocating respective buffers spaces for simultaneous communication
US5550710A (en) * 1994-09-09 1996-08-27 Hitachi Computer Products (America), Inc. Packaging and cooling structure for the personal processor module
US6421754B1 (en) * 1994-12-22 2002-07-16 Texas Instruments Incorporated System management mode circuits, systems and methods
US5740386A (en) * 1995-05-24 1998-04-14 Dell Usa, L.P. Adaptive expansion bus
US5996083A (en) * 1995-08-11 1999-11-30 Hewlett-Packard Company Microprocessor having software controllable power consumption
US5761456A (en) * 1996-04-03 1998-06-02 Trimble Navigation Limited Processor device having automatic bus sizing
GB2317975B (en) * 1996-10-04 2001-09-12 Ibm System and method for reducing power consumption in an electronic circuit
US6041388A (en) * 1996-12-11 2000-03-21 Cypress Semiconductor Corporation Circuit and method for controlling memory depth
US5936953A (en) * 1997-12-18 1999-08-10 Raytheon Company Multi-mode, multi-channel communication bus
JP3335898B2 (en) * 1998-01-08 2002-10-21 株式会社東芝 Private branch exchange system and its private branch exchange.
US6304930B1 (en) * 1998-01-20 2001-10-16 Matsushita Electric Industrial Co., Ltd. Signal transmission system having multiple transmission modes
EP1046979B1 (en) * 1998-11-09 2006-08-16 Seiko Epson Corporation Interface device, method of controlling interface device, and information recording device
US6219795B1 (en) * 1999-01-29 2001-04-17 Micron Electronics, Inc. Thermal management apparatus based on a power supply output
US6434654B1 (en) * 1999-03-26 2002-08-13 Koninklijke Philips Electronics N.V. System bus with a variable width selectivity configurable at initialization
JP2001126470A (en) * 1999-10-26 2001-05-11 Mitsubishi Electric Corp Semiconductor storage device
JP2001229117A (en) * 2000-02-15 2001-08-24 Internatl Business Mach Corp <Ibm> Control method of expansion unit, computer, recording medium, and transmission medium
US6725316B1 (en) * 2000-08-18 2004-04-20 Micron Technology, Inc. Method and apparatus for combining architectures with logic option
EP1182559B1 (en) * 2000-08-21 2009-01-21 Texas Instruments Incorporated Improved microprocessor

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107894928A (en) * 2016-09-29 2018-04-10 联想企业解决方案(新加坡)有限公司 Reconfiguration of computing devices and/or non-volatile storage devices based on thermal analysis
CN107894928B (en) * 2016-09-29 2021-04-20 联想企业解决方案(新加坡)有限公司 Device, method and storage medium based on configuration of thermal analysis

Also Published As

Publication number Publication date
WO2003041267A3 (en) 2004-07-08
CN100530044C (en) 2009-08-19
CN1592880A (en) 2005-03-09
DE60210667T2 (en) 2007-04-05
AU2002350117A1 (en) 2003-05-19
EP1459158A2 (en) 2004-09-22
US20030088799A1 (en) 2003-05-08
ATE323302T1 (en) 2006-04-15
EP1459158B1 (en) 2006-04-12
DE60210667D1 (en) 2006-05-24

Similar Documents

Publication Publication Date Title
EP1459158B1 (en) Method and apparatus for regulation of electrical component temperature and power consumption rate through bus width reconfiguration
EP1780624B1 (en) Dynamic lane management system and method
US7606960B2 (en) Apparatus for adjusting a clock frequency of a variable speed bus
US7596638B2 (en) Method, system, and apparatus to decrease CPU temperature through I/O bus throttling
JP5707321B2 (en) Sleep processor
EP4064003B1 (en) Power adjustment method and apparatus for processor
JP4937260B2 (en) Increased workload performance of one or more cores of multiple core processors
US7278035B2 (en) System and method of real-time power management utilizing sideband pins that are dedicated to connect for transmitting sideband signal directly without software control
CN101770273B (en) Method for realizing energy saving of system with a plurality of central processing units of server and device therefor
US11194377B2 (en) System and method for optimizing hardware resources for optimal workload performance
US11927998B2 (en) System performance using optimal adapter efficiency
JP2004178588A (en) Method for regulating voltage to be supplied to processor according to clock frequency
US9274584B2 (en) Processor performance state optimization
WO2024217334A1 (en) Server and heat dissipation control method therefor
CN112065757A (en) Intelligent regulation and control method for server fan in S5 state
US8304698B1 (en) Thermal throttling of peripheral components in a processing device
US6348873B1 (en) Apparatus and method for user-mediated control of CPU temperature in notebook computers
US20260023418A1 (en) Hinge barrel air duct
US20030176985A1 (en) Thermal control method for computers
US20250311144A1 (en) Proactive temperature and fan speed based utility qos triggering
CN221827286U (en) Server based on electric data regulation and control heat dissipation
JP4860255B2 (en) Throttling control method and throttling control system
CN117369612B (en) Server hardware management system and method
US20250291396A1 (en) Sideband management of peripheral device power, performance and optimization
US20040151116A1 (en) Event based auto-link speed implementation in an information handling system network

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2002786645

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 20028218175

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 2002786645

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 2002786645

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP