WO2003041462A3 - Verfahren zur behandlung von elektrisch leitfähigen substraten wie leiterplatten und dergleichen - Google Patents

Verfahren zur behandlung von elektrisch leitfähigen substraten wie leiterplatten und dergleichen Download PDF

Info

Publication number
WO2003041462A3
WO2003041462A3 PCT/EP2002/012153 EP0212153W WO03041462A3 WO 2003041462 A3 WO2003041462 A3 WO 2003041462A3 EP 0212153 W EP0212153 W EP 0212153W WO 03041462 A3 WO03041462 A3 WO 03041462A3
Authority
WO
WIPO (PCT)
Prior art keywords
treatment
printed circuit
circuit boards
electrically conductive
conductive substrates
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/EP2002/012153
Other languages
English (en)
French (fr)
Other versions
WO2003041462A2 (de
Inventor
Heidi Fauser
Andreas Zielonka
Christian Schmid
Volker Rogoll
Renate Freudenberger
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Gebrueder Schmid GmbH and Co
Original Assignee
Gebrueder Schmid GmbH and Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Gebrueder Schmid GmbH and Co filed Critical Gebrueder Schmid GmbH and Co
Priority to AU2002340492A priority Critical patent/AU2002340492A1/en
Priority to EP02774761A priority patent/EP1442155B1/de
Priority to AT02774761T priority patent/ATE451487T1/de
Priority to DE50214079T priority patent/DE50214079D1/de
Publication of WO2003041462A2 publication Critical patent/WO2003041462A2/de
Publication of WO2003041462A3 publication Critical patent/WO2003041462A3/de
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25F—PROCESSES FOR THE ELECTROLYTIC REMOVAL OF MATERIALS FROM OBJECTS; APPARATUS THEREFOR
    • C25F3/00—Electrolytic etching or polishing
    • C25F3/02—Etching
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • H05K3/07—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process being removed electrolytically
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/14—Related to the order of processing steps
    • H05K2203/1476—Same or similar kind of process performed in phases, e.g. coarse patterning followed by fine patterning
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/14—Related to the order of processing steps
    • H05K2203/1492—Periodical treatments, e.g. pulse plating of through-holes
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Organic Chemistry (AREA)
  • Electrochemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)
  • ing And Chemical Polishing (AREA)
  • Saccharide Compounds (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Chemically Coating (AREA)

Abstract

Bei einem Verfahren zur Behandlung von Leiterplatten, gedruckten Schaltungen und dergleichen erfolgt ein Abtragen eines Metalls, insbesondere Kupfer, zunächst durch ein gepulstes elektrochemisches Ätzen und daran anschließend durch ein chemisches Ätzen. Auf diese Weise ist ein weitgehend anisotroper Abtrag des Metalls möglich, und es werden Strukturen erreicht, die tiefer sind als breit.
PCT/EP2002/012153 2001-11-05 2002-10-31 Verfahren zur behandlung von elektrisch leitfähigen substraten wie leiterplatten und dergleichen Ceased WO2003041462A2 (de)

Priority Applications (4)

Application Number Priority Date Filing Date Title
AU2002340492A AU2002340492A1 (en) 2001-11-05 2002-10-31 Method for the treatment of electrically conductive substrates and printed circuit boards and the like
EP02774761A EP1442155B1 (de) 2001-11-05 2002-10-31 Verfahren zur behandlung von elektrisch leitfähigen substraten wie leiterplatten und dergleichen
AT02774761T ATE451487T1 (de) 2001-11-05 2002-10-31 Verfahren zur behandlung von elektrisch leitfähigen substraten wie leiterplatten und dergleichen
DE50214079T DE50214079D1 (de) 2001-11-05 2002-10-31 N substraten wie leiterplatten und dergleichen

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10154886.9 2001-11-05
DE10154886A DE10154886A1 (de) 2001-11-05 2001-11-05 Verfahren zur Behandlung von elektrisch leitfähigen Substraten wie Leiterplatten und dergleichen

Publications (2)

Publication Number Publication Date
WO2003041462A2 WO2003041462A2 (de) 2003-05-15
WO2003041462A3 true WO2003041462A3 (de) 2003-10-09

Family

ID=7705054

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2002/012153 Ceased WO2003041462A2 (de) 2001-11-05 2002-10-31 Verfahren zur behandlung von elektrisch leitfähigen substraten wie leiterplatten und dergleichen

Country Status (6)

Country Link
EP (1) EP1442155B1 (de)
AT (1) ATE451487T1 (de)
AU (1) AU2002340492A1 (de)
DE (2) DE10154886A1 (de)
TW (1) TWI241153B (de)
WO (1) WO2003041462A2 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE202006018111U1 (de) * 2006-07-25 2007-02-08 Lang, Marcus Vorrichtung zum beschleunigten nasschemischen Behandeln von Oberflächen
DE102020122903A1 (de) 2020-09-02 2022-03-03 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung eingetragener Verein Verfahren zur Strukturierung von Metallschichten durch elektrochemisches Abtragen
DE102020127452B4 (de) 2020-10-19 2024-01-11 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung eingetragener Verein Verfahren zur Strukturierung von Metallschichten durch elektrochemisches Abtragen
DE102024111115A1 (de) 2024-04-19 2025-10-23 Christian-Albrechts-Universität zu Kiel, Körperschaft des öffentlichen Rechts Gepulstes anodisches ätz-herstellungsverfahren von verzahnungsstrukturen auf oberflächen von kupfer und/oder kupferlegierungen, kupfer und/oder kupferlegierungen

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS591699A (ja) * 1982-06-26 1984-01-07 Mitsubishi Alum Co Ltd アルミニウム又はアルミニウム合金の皮膜生成法
JPH0692052A (ja) * 1992-09-14 1994-04-05 Tokyo Ohka Kogyo Co Ltd 平版印刷版用支持体の製造方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US512799A (en) * 1894-01-16 Pressure-gage register
US3418227A (en) * 1966-03-31 1968-12-24 Texas Instruments Inc Process for fabricating multiple layer circuit boards
GB2131454B (en) * 1982-12-07 1986-06-25 Jury Ivanovich Naumov Process for regeneration of iron-copper chloride etching solution
DE68923904T2 (de) * 1988-05-20 1996-03-14 Mitsubishi Gas Chemical Co Verfahren zur Herstellung eines mit einer dünnen Kupferfolie kaschierten Substrats für Schaltungsplatten.
US5374338A (en) * 1993-10-27 1994-12-20 International Business Machines Corporation Selective electroetch of copper and other metals
DE19831330C1 (de) * 1998-07-13 1999-11-11 Ko Chien Hsin Verfahren und Vorrichtung zum Ätzen von Kupfer von Gegenständen
US6365057B1 (en) * 1999-11-01 2002-04-02 Bmc Industries, Inc. Circuit manufacturing using etched tri-metal media

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS591699A (ja) * 1982-06-26 1984-01-07 Mitsubishi Alum Co Ltd アルミニウム又はアルミニウム合金の皮膜生成法
JPH0692052A (ja) * 1992-09-14 1994-04-05 Tokyo Ohka Kogyo Co Ltd 平版印刷版用支持体の製造方法

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
DATABASE CA [online] CHEMICAL ABSTRACTS SERVICE, COLUMBUS, OHIO, US; KAWADA, JUNICHIRO: "Etching germanium-indium alloyed junction element. I. Alkaline electrolytic etching combined with acid chemical etching for germanium-indium alloyed junction element", XP002243261, retrieved from STN Database accession no. 71:96238 CA *
DATABASE CA [online] CHEMICAL ABSTRACTS SERVICE, COLUMBUS, OHIO, US; MITSUBISHI ALUMINUM CO., LTD., JAPAN: "Surface film formation on aluminum and aluminum alloys", XP002243260, retrieved from STN Database accession no. 100:199855 CA *
DATABASE CA [online] CHEMICAL ABSTRACTS SERVICE, COLUMBUS, OHIO, US; YAMAMOTO, KAZUHITO ET AL: "Preparation of support for lithographic plates", XP002243259, retrieved from STN Database accession no. 121:69633 CA *
KINZOKU HYOMEN GIJUTSU (1969), 20(7), 341-7, 1969 *

Also Published As

Publication number Publication date
TW200300325A (en) 2003-05-16
WO2003041462A2 (de) 2003-05-15
EP1442155B1 (de) 2009-12-09
DE50214079D1 (de) 2010-01-21
ATE451487T1 (de) 2009-12-15
DE10154886A1 (de) 2003-07-31
EP1442155A2 (de) 2004-08-04
AU2002340492A1 (en) 2003-05-19
TWI241153B (en) 2005-10-01

Similar Documents

Publication Publication Date Title
WO2007095439A3 (en) Electrochemical etching of circuitry for high density interconnect electronic modules
TW200513154A (en) Producing method of flexible wired circuit board
EP1246514A3 (de) Leiterplatte und Verfahren zu deren Herstellung
WO2005034596A3 (en) Improved method for micro-roughening treatment of copper and mixed-metal circuitry
SG93210A1 (en) Method for lamination of fluoropolymer to metal and printed circuit board (pcb) substrate
WO2003081966A3 (en) Process and apparatus for manufacturing printed circuit boards
SG108908A1 (en) Production method of printed circuit board
TW200614292A (en) Method for producing dielectric layer-constituting material, dielectric layer-constituting material produced by such method, method for manufacturing capacitor circuit-forming member using such dielectric layer-constituting material, capacitor circui
FI20030293A7 (fi) Menetelmä elektroniikkamoduulin valmistamiseksi ja elektroniikkamoduuli
WO2008059162A3 (fr) Substrat imprime permettant le passage de tres forts courants et procede de realisation correspondant
TW200520638A (en) Hybrid integrated circuit device and method for manufacture thereof
AU2003217557A1 (en) Method of stripping silver from a printed circuit board
EP1261243A3 (de) Verfahren zur Herstellung einer gedruckten Leiterplatte
WO2007024567A3 (en) Controlled depth etched vias
TW200511391A (en) Etching method and method for making an electrical circuit device using such etching method
WO2003041462A3 (de) Verfahren zur behandlung von elektrisch leitfähigen substraten wie leiterplatten und dergleichen
EP1187523A3 (de) Hochfrequenzbaugruppe und zugehöriges Herstellungsverfahren
TW200507715A (en) Manufacturing method of printed circuit board
TW200603707A (en) Printed circuit board and method for manufacturing printed circuit board
JP2011086681A (ja) プリント基板の製造方法
WO2006077164A3 (de) Verfahren zur herstellung einer abwinkelbaren leiterplattenstruktur aus zumindest zwei leiterplattenabschnitten
EP1009203A3 (de) Verfahren zur Herstellung elektronischer Vorrichtungen
EP1619719A3 (de) Herstellungsverfahren einer Leiterplatte, welches ein Galvanisierungsverfahren enthält
MY138599A (en) Printed circuit boards having integrated inductor cores
GB2376569B (en) Method of forming an electrical circuit on a substrate

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2002774761

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2002774761

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP