WO2003044865A1 - Trench mosfet having low gate charge - Google Patents

Trench mosfet having low gate charge Download PDF

Info

Publication number
WO2003044865A1
WO2003044865A1 PCT/US2002/036517 US0236517W WO03044865A1 WO 2003044865 A1 WO2003044865 A1 WO 2003044865A1 US 0236517 W US0236517 W US 0236517W WO 03044865 A1 WO03044865 A1 WO 03044865A1
Authority
WO
WIPO (PCT)
Prior art keywords
trench
region
oxide
epitaxial layer
conductivity type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2002/036517
Other languages
French (fr)
Inventor
Fwu-Iuan Hshieh
Koon Chong So
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
General Semiconductor Inc
Original Assignee
General Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by General Semiconductor Inc filed Critical General Semiconductor Inc
Priority to AU2002350184A priority Critical patent/AU2002350184A1/en
Priority to KR1020047007408A priority patent/KR100936966B1/en
Priority to EP02786713A priority patent/EP1451877A4/en
Priority to JP2003546406A priority patent/JP5081367B2/en
Publication of WO2003044865A1 publication Critical patent/WO2003044865A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
    • H10D30/66—Vertical DMOS [VDMOS] FETs
    • H10D30/668—Vertical DMOS [VDMOS] FETs having trench gate electrodes, e.g. UMOS transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
    • H10D30/0291—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs
    • H10D30/0297—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs using recessing of the gate electrodes, e.g. to form trench gate electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
    • H10D64/01302—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H10D64/01332—Making the insulator
    • H10D64/01336—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid
    • H10D64/0134—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid with a treatment, e.g. annealing, after the formation of the insulator and before the formation of the conductor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
    • H10D64/01302—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H10D64/01332—Making the insulator
    • H10D64/01336—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid
    • H10D64/01342—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid by deposition, e.g. evaporation, ALD or laser deposition
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
    • H10D64/311—Gate electrodes for field-effect devices
    • H10D64/411—Gate electrodes for field-effect devices for FETs
    • H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
    • H10D64/514—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the insulating layers
    • H10D64/516—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the insulating layers the thicknesses being non-uniform
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/661—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation
    • H10D64/662—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation the conductor further comprising additional layers, e.g. multiple silicon layers having different crystal structures
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/661—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation
    • H10D64/662—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation the conductor further comprising additional layers, e.g. multiple silicon layers having different crystal structures
    • H10D64/663—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation the conductor further comprising additional layers, e.g. multiple silicon layers having different crystal structures the additional layers comprising a silicide layer contacting the layer of silicon, e.g. polycide gates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
    • H10D64/681—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
    • H10D64/681—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered
    • H10D64/685—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered being perpendicular to the channel plane

Definitions

  • the present invention relates to microelectronic circuits, and more particularly to trench MOSFET devices having low gate charge.
  • MOSFET Metal oxide semiconductor field effect transistor
  • FIG. 1 shows a partial cross-sectional view of a trench MOSFET device containing an N+ substrate 1, an N- epitaxial layer 2, P body regions 3, and N+ regions 11.
  • the P body regions 3 are diffused into the N- epitaxial layer 2, which is disposed on the N+ substrate 1, and the N+ regions 11 are in turn diffused in the body regions 3.
  • a transistor of this type is commonly referred to as a double-diffused metal oxide semiconductor field effect transistor with trench gating or, in brief, a "trench DMOS”.
  • the trench MOSFET device shown in Fig. 1 also includes a trench 8 filled with conductive material 10, which is separated from regions 2, 3, 11 by an oxide region 15, 16.
  • the conductive and insulating materials 10 and 16 in ' the trench 8 form the gate and gate oxide layer, respectively, of the trench MOSFET.
  • the N+ regions 11 form the sources for the device, and the epitaxial layer 2 and N+ substrate 1 together form the drain of the trench MOSFET device.
  • a potential difference is applied across the P body 3 and the gate 10
  • charges are capacitively induced within the body region 3, resulting in the formation of a channel within the P body region 3 of the trench MOSFET device adjacent the trench 8.
  • a current flows from the source metal 14 to the drain 1,2 through the channel, and the trench MOSFET device is said to be in the power- on state.
  • trench MOSFET transistors are disclosed, for example, in U.S. Patent Nos. 5,907,116, 5,072,266, 5,541,425, and 5,866,931, the entire disclosures of which are hereby incorporated by reference.
  • a typical MOSFET device includes numerous individual MOSFET transistor cells that are fabricated in parallel within a single chip (i.e., a section of a semiconductor wafer). Hence, a chip like that shown in Fig. 1 typically contains numerous cells. Square-shaped and hexagonal cell configurations are common. In a design like that shown in Fig. 1, the substrate region 1 acts as a common drain contact for all of the individual MOSFET transistor cells. All the sources 11 for the MOSFET cells are typically shorted together via a metal source contact 14 that is disposed on top of the N+ source regions 11.
  • An insulating region 12 such as borophosphosilicate glass, is typically placed between the conductive material 10 in the trenches 8 and the metal source contact 14 to prevent the gates 10 from being shorted with the source regions 11. Consequently, to make contact with the gates 10, the conductive material within the trenches is typically extended into a termination region beyond the MOSFET cells, where a metal gate contact is provided. Since the conductive regions are interconnected with one another via the trenches, this arrangement provides a single gate contact for all the gate regions of the device. As a result of this scheme, even though the chip contains a matrix of individual transistor cells, these cells behave as a single large transistor. [0007] Demand persists for trench MOSFET devices having ever-lower on- resistance.
  • the simplest way to reduce on-resistance is to increase cell density.
  • the gate charges associated with trench MOSFET devices increase when cell density is increased.
  • the device of Fig. 1 is disclosed in JP05335582 to Omron Corp. and entitled "Vertical MOSFET device and Manufacture thereof, the complete disclosure of which is hereby incorporated by reference.
  • This device takes advantage of the fact that oxide film at the trench sidewall forms the channel within the P-body region 3, while oxide film at the bottom of the trench does not contribute significantly to channel formation, but nonetheless contributes to gate charges.
  • the oxide film 15 at the bottom of the trench 8 can be thickened substantially relative to the oxide film 16 at the sidewall to reduce gate charges.
  • the thick gate oxide film 15 is formed at the bottom of the groove by stacking oxide films by decompressed CND until the trench 8 flattens, and etching back this oxide film to form the thick oxide film 15 at the bottom of the trench 8. Subsequently the thinner gate oxide film 16 is formed at the sidewall of the trench 8 by thermal oxidation.
  • a trench MOSFET device which comprises: (a) a silicon substrate of a first conductivity type (preferably N-type conductivity); (b) a silicon epitaxial layer of the first conductivity type over the substrate, the epitaxial layer having a lower majority carrier concentration than the substrate; (c) a body region of a second conductivity type (preferably P-type conductivity) within an upper portion of the epitaxial layer; (d) a trench having trench sidewalls and a trench bottom, which extends into the epitaxial layer from an upper surface of the epitaxial layer and through the body region of the device; (f) an oxide region lining the trench, which comprises a lower segment covering at least the trench lower and upper segments covering at least upper regions of the trench sidewalls; (g) a conductive region within the trench adjacent the oxide region; and (h) a source region of the first conductivity type within an upper portion of the body region and adjacent the trench.
  • the lower segment of the oxide region is thicker than the upper
  • a trench MOSFET device which comprises: (a) a silicon substrate of a first conductivity type (preferably N-type conductivity); (b) a silicon epitaxial layer of the first conductivity type over the substrate, the epitaxial layer having a lower majority carrier concentration than the substrate; (c) a body region of a second conductivity type (preferably P-type conductivity) within an upper portion of the epitaxial layer; (d) a trench having trench sidewalls and a trench bottom, which extends into the epitaxial layer from an upper surface of the epitaxial layer and extends through the body region; (e) an oxide region lining the trench, which comprises a lower segment covering at least the trench bottom and upper segments covering at least upper regions of the trench sidewalls; (f) a conductive region within the trench adjacent the oxide region; and (g) a source region of the first conductivity type within an upper portion of the body region and adjacent the trench.
  • the lower segment of the oxide region is thicker than the
  • the lower segment of the oxide region includes a thermally grown portion (which can range, for example, from 500 to 2000 Angstroms in thickness) adjacent the trench and a deposited oxide portion (which can also range, for example, from 500 to 2000 Angstroms in thickness) adjacent the conductive region, while the upper segments of the oxide region consist of thermally grown oxide (which can range, for example, from 100 to 1000 Angstroms in thickness).
  • the deposited oxide portion is preferably densified TEOS.
  • the lower segment of the oxide region is a thick thermally grown oxide region (which can range, for example, from 500 to 2000 Angstroms in thickness), while the upper segments of the oxide region are thin thermally grown oxide regions (which can range, for example, from 100 to 1000 Angstroms in thickness).
  • the conductive region of the device comprises polycrystalline silicon.
  • the conductive region comprises a polycrystalline silicon portion and a portion selected from a refractory metal and a refractory metal alloy (for example, a tungsten portion or a titanium-tungsten alloy portion).
  • the conductive region comprises a polycrystalline silicon portion and a refractory metal suicide portion (e.g., a titanium silicide portion).
  • a trench MOSFET device which comprises: (a) a silicon substrate of first conductivity type (preferably N- type conductivity); (b) a silicon epitaxial layer of the first conductivity type over the substrate, the epitaxial layer having a lower majority carrier concentration than the substrate; (c) a body region of second conductivity type (preferably P-type conductivity) within an upper portion of the epitaxial layer; (d) a trench having trench sidewalls and a trench bottom, which extends into the epitaxial layer from an upper surface of the epitaxial layer and extends through the body region; (e) an oxide region lining the trench, the oxide region comprising (i) a u-shaped lower segment covering the trench bottom and lower regions of the trench sidewalls and (ii) upper segments covering at least upper regions of the trench sidewalls; (f) a conductive region within the trench adjacent the oxide region; and (g) a source region of the first conductivity type within an upper portion of the body region and adjacent the trench
  • a method of forming a trench MOSFET device comprises: (a) providing a silicon substrate of a first conductivity type; (b) providing a silicon epitaxial layer of the first conductivity type over the substrate, the epitaxial layer having a lower majority carrier concentration than the substrate; (c) forming a body region of a second conductivity type within an upper portion of the epitaxial layer; (d) etching a trench extending into the epitaxial layer from an upper surface of the epitaxial layer, the trench extending through the body region and the trench having trench sidewalls and a trench bottom; (f) forming an oxide region lining the trench, the oxide region comprising a lower segment covering at least the trench bottom and upper segments covering at least upper regions of the trench sidewalls; (g) depositing a conductive region within the trench adjacent the oxide region; and (h) forming
  • the oxide region lining the trench is formed by a process comprising: (a) forming a thermal oxide layer within the trench; (b) providing a deposited oxide layer over the thermal oxide layer; (c) forming an etch resistant region (for example, a photoresist region or a polysilicon region) in the trench bottom over the deposited oxide layer; and (d) etching the deposited oxide layer where not covered by the etch resistant region.
  • a thermal oxidation step is preferably carried out after the deposited oxide-etching step.
  • the oxide region lining the trench is formed by a process comprising: (a) forming a thick thermal oxide layer within the trench; (b) forming an etch resistant region (for example, a photoresist region or a polysilicon region) in the trench bottom over the thick thermal oxide layer; and (c) etching the thermal oxide layer where not covered by the etch resistant region.
  • a thermal oxidation step is preferably carried out after the thermal oxide etching step.
  • One advantage of the present invention is that an improved trench MOSFET device can be provided which has a high cell density, and hence low on resistance, while at the same time providing an acceptably low gate charge.
  • a trench MOSFET device having a thick layer of oxide at the trench bottom can be provided without simultaneously creating undesirably high state charge levels at the oxide/semiconductor interface.
  • a trench MOSFET device can be provided in which an interface between a CVD oxide and silicon is avoided, reducing the state charge levels associated with interfaces of this nature.
  • a trench MOSFET device can be provided in which a high quality oxide/silicon interface, typically formed by thermal oxidation, can be provided within the gate trenches, providing an acceptably low level of interfacial state charges.
  • Fi g. 1 is a schematic partial cross-sectional view of a trench MOSFET transistor device of the prior art.
  • F ii.g. 2 is a schematic partial cross-sectional view of a trench MOSFET transistor device in accordance with an embodiment of the invention.
  • Fig. 3 is a schematic partial cross-sectional view of a trench MOSFET transistor device in accordance with another embodiment of the invention.
  • Fig. 4 is a schematic partial cross-sectional view of a trench MOSFET transistor device in accordance with another embodiment of the invention.
  • Fiig. 5 is a schematic partial cross-sectional view of a trench MOSFET transistor device in accordance with another embodiment of the invention.
  • Fig. 6 is a schematic partial cross-sectional view of a trench MOSFET transistor device in accordance with yet another embodiment of the invention.
  • Fig. 7 is a schematic partial cross-sectional view of a trench MOSFET transistor device in accordance with still another embodiment of the invention.
  • Fig. 8A through Fig. 8G are schematic partial cross-sectional views illustrating a process for manufacturing the trench MOSFET transistor device like that of Fig. 2.
  • Fig. 9A through Fig. 9G are schematic partial cross-sectional views illustrating another process for manufacturing the trench MOSFET transistor device like that of Fig. 2.
  • Fig. 10A through Fig. 10H are schematic partial cross-sectional views illustrating a process for manufacturing the trench MOSFET transistor device like that of
  • FIG. 11 A through Fig. 1 IC are schematic partial cross-sectional views illustrating a process for manufacturing the trench MOSFET transistor devices like those of Fig. 4 and Fig. 5.
  • Fig. 12A through Fig. 12C are schematic partial cross-sectional views illustrating a process for manufacturing the trench MOSFET transistor devices like those of Fig. 6 and Fig. 7.
  • the trench MOSFET shown contains an N-type epitaxial layer 202, which is provided on an N+ substrate 200.
  • the N+ substrate 200 is typically a silicon substrate having a thickness ranging, for example, from 10 to 25 mils and a resistivity ranging, for example, from 0.005 to 0.01 Ohm-cm.
  • 202 is also typically silicon having a thickness ranging from, for example, 5 to 6 microns and a resistivity ranging, for example, from 0J8 to 0.25 Ohm-cm.
  • Trenches 206 formed within the epitaxial layer are lined with thermally grown oxide regions 210t and also contain deposited oxide regions 210d at the trench bottom.
  • the trench bottom can have a variety of configurations including v- shaped, rounded u-shaped, and square u-shaped configurations.
  • the trench sidewalls are substantially vertical, typically having angles ranging from 75 degrees (tapered) to 90 degrees (vertical) to 100 degrees (reentrant), more preferably from 85 to 90 degrees.
  • the trenches 206 are further filled with polysilicon regions 21 lg.
  • the polysilicon regions 21 lg typically have a resistivity ranging from 15 to 25 Ohm/sq.
  • the trenches 206 typically have a depth of 1.0 to 2.0 microns and a width of 0.2 to 2 microns.
  • the regions between the trenches are frequently referred to as mesas or trench mesas, based on their shapes, and are typically 0.2 to 1.0 microns in width.
  • the thermally grown oxide regions 210t typically range from 100 to 1000 Angstroms in thickness, while the deposited oxide regions 210d typically range from 500 to 2000 Angstroms in thickness.
  • the trench MOSFET device can be provided with a very high cell density (e.g., 20M to 500M/in.sq.).
  • the gate charges associated with this high cell density are held in check by providing thick oxide regions at the trench bottom, consisting of both thermally grown oxide regions 210t and deposited oxide regions 210d.
  • the portions of the oxide regions at the trench bottoms 210d, 210t are not significantly involved in channel formation during operation and hence can be of considerable thickness, reducing gate charges.
  • portions of the thermally grown gate oxide region 210t along the trench sidewalls above the deposited oxide regions 210d are sufficiently thin to effectively form a channel region within the adjacent P-body regions 204 during operation.
  • thermally grown oxide regions 210t, rather than deposited oxide regions 210d are adjacent the silicon.
  • the high state charge that is found at the interface between the silicon and the deposited oxide in prior art structures e.g., the structure disclosed in the abstract of JP05335582
  • P-body regions 204 Within the epitaxial layer are P-body regions 204. Resistivities ranging from 0.1 to 1.0 Ohm-cm and depths of 1 to 2 microns from the surface of the epitaxial layer are typical of such structures.
  • the trench MOSFET device of Fig. 2 also contains N+ source regions 212, which typically extend to a depth of 0.3 to 0.45 microns from the epitaxial layer surface and typically have resistivities of 0.001 to 0.003 Ohm-cm.
  • N+ source regions 212 typically extend to a depth of 0.3 to 0.45 microns from the epitaxial layer surface and typically have resistivities of 0.001 to 0.003 Ohm-cm.
  • P-body upper regions (p+ regions) 215 are provided between the n+ source regions 212 for purposes of forming good ohrnic contact with the electrode 218. These regions 215 are shown as extending to approximately the same depth as the n+ source regions 212, but other depths are clearly possible. Resistivities of 0.002 to 0.005 Ohm-cm are typical.
  • Fig. 3 is essentially the same as Fig. 2, except for the configuration of the oxide regions lining the trenches. Specifically, whereas Fig.
  • the oxide regions of Fig. 3 are entirely formed from thermally grown oxide 210t. Nonetheless, as in Fig. 2, the oxide regions 210t within the trenches 206 are thicker at the trench bottoms (typically 500 to 2000 Angstroms in thickness) than they are along the upper portions of the trench sidewalls (typically 100 to 1000 Angstroms), in this way, gate function is maintained, while reducing the gate charges associated with the device. Moreover, high interface state charges are avoided, because thermally grown oxide regions 210t, rather deposited oxide regions, are placed adjacent the silicon.
  • FIG. 4 and Fig. 5 are essentially the same as Fig. 2 and Fig. 3, respectively.
  • the polysilicon gate regions 21 lg of Figs. 2 and 3 are replaced by composite gate regions consisting of both polysilicon gate regions 21 lg and tungsten metal regions 21 lm.
  • These embodiments provide lower gate resistance relative to a device containing only polysilicon gate regions, improving switching frequency.
  • the tungsten metal is replaced by other refractory metals and metal alloys, such as titanium- tungsten alloys.
  • Fig. 6 and Fig. 7 are essentially the same as Fig. 2 and Fig. 3, respectively, except that the polysilicon gate regions 21 lg of Figs. 2 and 3 are replaced by composite gate regions. In Figs. 6 and 7, these regions consist of both polysilicon gate regions 21 lg and refractory metal silicide regions 211ms such as titanium silicide (typically TiSi ). Refractory metals that readily form suicides include titanium, tungsten, tantalum, and molybdenum.
  • An embodiment of a process for the manufacture of a device like that of Fig. 2 will now be described in connection with Figs.
  • an N doped epitaxial layer 202 is initially grown on an N+ doped substrate 200.
  • epitaxial layer 202 can be 6.0 microns thick and have an n-type doping concentration of bout 3.4 x 10 16 cm "3
  • N+ doped substrate 200 can be 250 microns thick and have n- type doping concentration of about 5 x 10 19 cm "3 .
  • a P-type layer 204 is then formed in the epitaxial layer 202 by implantation and diffusion.
  • the epitaxial layer 202 may be implanted with boron at 40 keV with a dosage of 6 x 10 13 cm "2 , followed by diffusion to a depth of 1.8 microns at 150° C.
  • a mask oxide layer (not shown) is then deposited, for example by chemical vapor deposition, and covered with a patterned trench mask (not shown).
  • the mask oxide layer is then etched, for example, by buffered HF, forming a patterned mask oxide layer (not shown).
  • Trenches 206 are subsequently etched through apertures in the patterned mask oxide layer, typically by reactive ion etching. Trench depths can be, for example, about 2.0 ⁇ m.
  • Discrete P-body regions 204 are established as a result of this trench-forming step.
  • a sacrificial oxide (not shown) is then grown, typically by dry oxidation to improve the quality of the silicon surface.
  • a thermal gate oxide layer 210t is grown over the entire device, for example, by dry oxidation at 900 to 1150 °C. A thickness in the range of 100 to 1000 Angstroms is preferred for the thermal gate oxide layer 210. Then, a TEOS (i.e., tetraethylorthosilicate or Si(OC 2 H 5 ) 4 ) layer 210 is deposited, for example, by PECVD (plasma enhanced chemical vapor deposition) at temperatures between 500 and 600 °C, to provide the structure of Fig. 8B.
  • PECVD plasma enhanced chemical vapor deposition
  • the surface of the structure is then covered, and the trenches are filled, with a photoresist layer 207 to provide the structure of Fig. 8C.
  • the resist layer is then etched, for example, by reactive ion etching, until all of the photoresist is removed except for resist portions 207 at the bottom of the trenches, providing the structure of Fig. 8D.
  • the TEOS layer 210 is then etched, for example, by buffered HF to produce the structure of Fig. 8E.
  • the remaining resist 207 is removed, for example, by sulfuric acid.
  • the TEOS regions 210 are densified, for example, by annealing at 950°C in N 2 to provide high-density deposited silicon dioxide regions 210d.
  • the structure then undergoes an additional thermal oxidation step, for example, 10 to 20 minutes at 950 to 1150 C, to ensure that those portions of the gate oxide layer 210t not covered by deposited oxide 210d are of sufficient thickness. Thicknesses ranging from 10 to 1000 Angstroms are typical.
  • the surface of the structure is then covered, and the trenches are filled, with a polysilicon layer, typically using CVD.
  • the polysilicon is typically doped N-type to reduce its resistivity, generally on order of 20 ⁇ /sq.
  • N-type doping can be carried out, for example, during CVD with phosphorous chloride or by implantation with arsenic or phosphorous.
  • a patterned masking layer (not shown) is provided to preserve polysilicon in the gate runner region, and the unmasked portions of the polysilicon layer are etched, for example, by reactive ion etching.
  • the polysilicon layer within the trench segments is slightly over-etched due to etching uniformity concerns, and the thus-formed polysilicon gate regions 21 lg typically have top surfaces that are 0J to 0.2 microns below the adjacent surface of the epitaxial layer 204.
  • the resulting structure is shown in Fig. 8F.
  • Source regions 212 are formed within upper portions of the P-body regions 204 via an implantation and diffusion process, using a patterned masking layer (not shown). For example, the source regions 212 may be implanted with arsenic at a dosage of 1 x 10 16 cm "2 and diffused to a depth of 0.4 microns at a temperature of 950°C.
  • P-body upper portions 215 are then formed, followed by implantation and diffusion of boron to form P-body upper portions 215 (p+ regions) between n+ regions 212.
  • the P-body upper portions 215 may be implanted with boron at a dosage of 1.5el4 cm "2 and diffused to a depth of J-.6 microns.
  • a BPSG (borophosphosilicate glass) layer is then formed over the entire structure, for example, by PECVD, and provided with a patterned photoresist layer (not shown).
  • the structure is etched, typically by reactive ion etching, to remove the BPSG and oxide over at least a portion of each source region 212, leaving behind BPSG regions 216.
  • the structure is provided with a metal contact layer 218 (aluminum in this example), which acts as a source electrode.
  • a separate metal contact is typically connected to the gate runner, which is located outside the cells. Another metal contact is typically provided in connection with the substrate 200, which acts as a drain electrode.
  • FIG. 9A through 9G An alternate method for producing a trench MOSFET structure like that shown in Fig. 2 is illustrated in Figs. 9A through 9G.
  • the process for producing the structure of Fig. 9 A is the same as that set forth above in connection with Fig. 8A.
  • the process for producing Fig. 9B is the same as Fig. 8B, except that the TEOS layer 210 is densified in Fig. 9B following deposition to provide a high-density silicon dioxide layer 210d.
  • densification is performed at this earlier stage, because portions of the layer 210d are permanently covered by polysilicon in the following step.
  • the surface of the structure is then covered, and the trenches are filled, with a doped polysilicon layer 21 lg in a manner like that described in Fig. 8F above, resulting in the structure of Fig. 9C.
  • the polysilicon layer is then etched, for example, by reactive ion etching, until only the bottoms of the trenches are filled with the polysilicon 21 lg.
  • the resulting structure is shown in Fig. 9D.
  • the densified silicon dioxide layer 210d is then etched, for example by reactive ion etching, removing all of silicon dioxide layer 210d, except where protected by the polysilicon 21 lg coving the trench bottoms.
  • the resulting structure is shown in Fig. 9E.
  • the structure then undergoes an additional thermal oxidation step to ensure that those portions of the gate oxide layer 210t not covered by the deposited oxide 210d are of sufficient thickness.
  • An additional layer of polysilicon is then provided, covering the surface and filling the trenches of the device. As previously discussed, also in connection with Fig.
  • a patterned masking layer is provided to preserve polysilicon in the gate runner region, and the polysilicon layer is slightly over- etched, creating final polysilicon gate regions 21 lg within the trenches.
  • the resulting structure is shown in Fig. 9F.
  • an N doped epitaxial layer 202 is initially grown on an N+ doped substrate 200.
  • a P-type layer 204 is then formed in the epitaxial layer 202 by implantation and diffusion.
  • a mask oxide layer is then deposited, and covered with a patterned trench mask (not shown). The mask oxide layer is then etched forming a patterned mask oxide layer 210. Trenches 206 are subsequently etched through apertures in the patterned mask oxide layer 210, establishing discrete P-body regions 204.
  • the resulting structure is shown in Fig. 10A.
  • a thick oxide layer is grown over the entire structure, forming layer 210t (which also includes the patterned mask oxide layer 210 from the prior step).
  • the resulting structure is shown in Fig. 10B.
  • the thick oxide layer is grown by thermal oxidation, for example, by either wet or dry oxidation at 950 to 1150°C for a period of 10 to 120 minutes. After oxidation, the thick oxide layer is preferably 500 to 2000 microns in thickness.
  • the surface of the structure is then covered, and the trenches are filled, with a photoresist layer 207 to provide the structure of Fig. IOC.
  • the resist layer is then etched, for example, by reactive ion etching, until all of the photoresist is removed except photoresist portions 207 at the bottom of the trenches, providing the structure of Fig. 10D.
  • the oxide layer 210t is then etched, for example by reactive ion etching, removing all of thick oxide layer, except where it is protected by the photoresist covering the trench bottoms, resulting in distinct, thick thermally grown oxide regions 210t as shown in Fig. 10E.
  • the remaining photoresist 207 is then removed, for example, by sulfuric acid.
  • a thin gate oxide layer is formed on the exposed silicon surfaces of the structure, for example, by dry oxidation at 950 to 1150 °C.
  • This thin gate oxide layer is typically 100 to 1000 Angstroms in thickness.
  • this oxidation step results in a thermally grown oxide layer 210t having thick regions at the trench bottoms and thin regions on upper portions of the trench sidewalls (as well as on top of the structure).
  • a layer of polysilicon 21 lg for the gate region is provided over the entire structure, covering the surface and filling the trenches of the device as shown in Fig. 10G.
  • the device is completed from this point as discussed above in connection with Figs. 8F and 8G, producing the structure of Fig. 10H.
  • FIG. 11A A method of producing a trench MOSFET structure like that shown in Fig.4 will now be described in connection with Fig. 11A and Fig. 1 IB.
  • This process is the same as that discussed above in connection with Figs. 8A through Fig. 8E.
  • the remaining resist is removed, the TEOS layer is densified to provide a high-density silicon dioxide layer 21 Od, and the gate oxide layer 21 It is thickened as in Fig. 8F above.
  • a substantially thinner polysilicon layer 21 lg is provided over the surface of the device and in the trenches, such that the trenches are not filled by the polysilicon 21 lg.
  • trench filling is completed by depositing a metal layer 21 lm of either tungsten (W) or a titanium-tungsten alloy (TiW) (or Tungsten Silicide (WSi), if desired) using techniques known in the art such as CVD.
  • a metal layer 21 lm of either tungsten (W) or a titanium-tungsten alloy (TiW) (or Tungsten Silicide (WSi), if desired) using techniques known in the art such as CVD.
  • tungsten tungsten
  • TiW titanium-tungsten alloy
  • WSi Tungsten Silicide
  • a patterned masking layer is provided to preserve the polysilicon, as well as the W/TiW, in the gate runner region, and the layers of polysilicon 21 lg and W/TiW 21 lm are slightly over-etched, producing composite gate regions consisting of polysilicon 21 lg and W/TiW 21 lm.
  • a method of producing a trench MOSFET structure like that shown in Fig. 5 is now described in connection with Fig. 1 IC.
  • This process is the same as that of Fig. 10A through 10F.
  • the trenches are not filled with polysilicon.
  • a relatively thin polysilicon layer 21 lg is provided over the surface of the device and in the trenches.
  • the trenches are then filled by depositing a metal layer 21 lm of either tungsten (W) or a titanium-tungsten alloy (TiW) (or Tungsten Silicide (WSi), if desired) and the structure is completed as discussed in connection with Fig. 1 IB.
  • the completed structure is shown in Fig. 1 IC.
  • a method of producing a trench MOSFET structure like that shown in Fig. 6 is described in connection with Fig. 12A and Fig. 12B.
  • the method is essentially the same as that discussed above in connection with Figs. 8A through 8F, except that the polysilicon layer within the trench segment is more heavily over-etched, such that the polysilicon gate regions 211 g within the trenches typically have top surfaces that are 0 J to 0.5 microns below the adjacent surface of the epitaxial layer 204.
  • the patterned masking layer which served to preserve polysilicon in the gate runner region, is removed and a refractory metal layer 21 lm such as a titanium layer is deposited, for example, by sputtering, to produce the structure of Fig.
  • refractory metal silicide regions 211ms in this case titanium silicide (TiSi 2 )
  • TiSi 2 titanium silicide
  • the steps described above in connection with Fig. 8G are then preformed, producing the device of Fig. 12B.
  • a method of producing a trench MOSFET structure like that shown in Fig. 7 is described in connection with Fig. 12C. The method is essentially the same as that discussed above in connection with Fig. 10A through FigJOG. After applying the patterned masking layer to preserve polysilicon in the gate runner region, the procedures discussed in connection with Fig. 12A and Fig. 12B above are followed, producing the structure of Fig. 12C.

Landscapes

  • Electrodes Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

A trench MOSFET device comprising: (a) a silicon substrate (200) of a first conductivity type (preferably N-type conductivity); (b) a silicon epitaxial layer (202) of the first conductivity type over the substrate, the epitaxial layer having a lower majority carrier concentration than the substrate; (c) a body region (204) of a second conductivity type (preferably P-type conductivity) within an upper portion of the epitaxial layer; (d) a trench (206) having trench sidewalls and a trench bottom, which extends into the epitaxial layer from an upper surface of the epitaxial layer and through the body region of the device; (f) an oxide region (210t) lining the trench, which comprises a lower segment (210d) covering at least the trench bottom and upper segments covering at least upper regions of the trench sidewalls; (g) a conductive region (211g) within the trench adjacent the oxide region; and (h) a source region (212) of the first conductivity type within an upper portion of the body region and adjacent the trench. The lower segment (210d) of the oxide region is thicker than the upper segments of the oxide region in this embodiment.

Description

TRENCH MOSFET HAVING LOW GATE CHARGE
FIELD OF THE INVENTION
[0001] The present invention relates to microelectronic circuits, and more particularly to trench MOSFET devices having low gate charge.
BACKGROUND OF THE INVENTION
[0002] Metal oxide semiconductor field effect transistor (MOSFET) devices that use trench gates provide low turn-on resistance. In such trench MOSFET devices, the channels are arranged in a vertical manner, instead of horizontally as in most planar configurations. Such transistors provide high current per unit area where low forward voltage drops are required.
[0003] FIG. 1 shows a partial cross-sectional view of a trench MOSFET device containing an N+ substrate 1, an N- epitaxial layer 2, P body regions 3, and N+ regions 11. Typically, the P body regions 3 are diffused into the N- epitaxial layer 2, which is disposed on the N+ substrate 1, and the N+ regions 11 are in turn diffused in the body regions 3. Due to the use of these two diffusion steps, a transistor of this type is commonly referred to as a double-diffused metal oxide semiconductor field effect transistor with trench gating or, in brief, a "trench DMOS".
[0004] The trench MOSFET device shown in Fig. 1 also includes a trench 8 filled with conductive material 10, which is separated from regions 2, 3, 11 by an oxide region 15, 16. As arranged, the conductive and insulating materials 10 and 16 in' the trench 8 form the gate and gate oxide layer, respectively, of the trench MOSFET. The N+ regions 11 form the sources for the device, and the epitaxial layer 2 and N+ substrate 1 together form the drain of the trench MOSFET device. When a potential difference is applied across the P body 3 and the gate 10, charges are capacitively induced within the body region 3, resulting in the formation of a channel within the P body region 3 of the trench MOSFET device adjacent the trench 8. When another potential difference is applied across the sources 11 and the drain 1,2, a current flows from the source metal 14 to the drain 1,2 through the channel, and the trench MOSFET device is said to be in the power- on state.
[0005] Examples of trench MOSFET transistors are disclosed, for example, in U.S. Patent Nos. 5,907,116, 5,072,266, 5,541,425, and 5,866,931, the entire disclosures of which are hereby incorporated by reference.
[0006] A typical MOSFET device includes numerous individual MOSFET transistor cells that are fabricated in parallel within a single chip (i.e., a section of a semiconductor wafer). Hence, a chip like that shown in Fig. 1 typically contains numerous cells. Square-shaped and hexagonal cell configurations are common. In a design like that shown in Fig. 1, the substrate region 1 acts as a common drain contact for all of the individual MOSFET transistor cells. All the sources 11 for the MOSFET cells are typically shorted together via a metal source contact 14 that is disposed on top of the N+ source regions 11. An insulating region 12, such as borophosphosilicate glass, is typically placed between the conductive material 10 in the trenches 8 and the metal source contact 14 to prevent the gates 10 from being shorted with the source regions 11. Consequently, to make contact with the gates 10, the conductive material within the trenches is typically extended into a termination region beyond the MOSFET cells, where a metal gate contact is provided. Since the conductive regions are interconnected with one another via the trenches, this arrangement provides a single gate contact for all the gate regions of the device. As a result of this scheme, even though the chip contains a matrix of individual transistor cells, these cells behave as a single large transistor. [0007] Demand persists for trench MOSFET devices having ever-lower on- resistance. The simplest way to reduce on-resistance is to increase cell density. Unfortunately, the gate charges associated with trench MOSFET devices increase when cell density is increased. The device of Fig. 1 is disclosed in JP05335582 to Omron Corp. and entitled "Vertical MOSFET device and Manufacture thereof, the complete disclosure of which is hereby incorporated by reference. This device takes advantage of the fact that oxide film at the trench sidewall forms the channel within the P-body region 3, while oxide film at the bottom of the trench does not contribute significantly to channel formation, but nonetheless contributes to gate charges. In response, the oxide film 15 at the bottom of the trench 8 can be thickened substantially relative to the oxide film 16 at the sidewall to reduce gate charges. According to the JP05335582 abstract, the thick gate oxide film 15 is formed at the bottom of the groove by stacking oxide films by decompressed CND until the trench 8 flattens, and etching back this oxide film to form the thick oxide film 15 at the bottom of the trench 8. Subsequently the thinner gate oxide film 16 is formed at the sidewall of the trench 8 by thermal oxidation.
SUMMARY OF THE INVENTION
[0008] Unfortunately, a gate oxide formed by CVD, such as that described in the JP05 35582 abstract, creates a high state charge at the interface between the CVD gate oxide and the silicon. This and other disadvantages of the devices of the prior art are addressed by the design and manufacture of the trench MOSFET devices of the present invention.
[0009] According to an embodiment of the invention, a trench MOSFET device is provided, which comprises: (a) a silicon substrate of a first conductivity type (preferably N-type conductivity); (b) a silicon epitaxial layer of the first conductivity type over the substrate, the epitaxial layer having a lower majority carrier concentration than the substrate; (c) a body region of a second conductivity type (preferably P-type conductivity) within an upper portion of the epitaxial layer; (d) a trench having trench sidewalls and a trench bottom, which extends into the epitaxial layer from an upper surface of the epitaxial layer and through the body region of the device; (f) an oxide region lining the trench, which comprises a lower segment covering at least the trench lower and upper segments covering at least upper regions of the trench sidewalls; (g) a conductive region within the trench adjacent the oxide region; and (h) a source region of the first conductivity type within an upper portion of the body region and adjacent the trench. The lower segment of the oxide region is thicker than the upper segments of the oxide region in this embodiment. Moreover, those portions of the oxide region that form interfaces with the silicon are thermally grown.
[0010] According another embodiment of the invention, a trench MOSFET device is provided which comprises: (a) a silicon substrate of a first conductivity type (preferably N-type conductivity); (b) a silicon epitaxial layer of the first conductivity type over the substrate, the epitaxial layer having a lower majority carrier concentration than the substrate; (c) a body region of a second conductivity type (preferably P-type conductivity) within an upper portion of the epitaxial layer; (d) a trench having trench sidewalls and a trench bottom, which extends into the epitaxial layer from an upper surface of the epitaxial layer and extends through the body region; (e) an oxide region lining the trench, which comprises a lower segment covering at least the trench bottom and upper segments covering at least upper regions of the trench sidewalls; (f) a conductive region within the trench adjacent the oxide region; and (g) a source region of the first conductivity type within an upper portion of the body region and adjacent the trench. In this embodiment, the lower segment of the oxide region is thicker than the upper segments of the oxide region, establishing shoulders in the oxide region that are adjacent the conductive region along the trench sidewalls.
[0011] In some embodiments, the lower segment of the oxide region includes a thermally grown portion (which can range, for example, from 500 to 2000 Angstroms in thickness) adjacent the trench and a deposited oxide portion (which can also range, for example, from 500 to 2000 Angstroms in thickness) adjacent the conductive region, while the upper segments of the oxide region consist of thermally grown oxide (which can range, for example, from 100 to 1000 Angstroms in thickness). The deposited oxide portion is preferably densified TEOS.
[0012] In other embodiments, the lower segment of the oxide region is a thick thermally grown oxide region (which can range, for example, from 500 to 2000 Angstroms in thickness), while the upper segments of the oxide region are thin thermally grown oxide regions (which can range, for example, from 100 to 1000 Angstroms in thickness). [0013] Preferably, the conductive region of the device comprises polycrystalline silicon. In some embodiments, the conductive region comprises a polycrystalline silicon portion and a portion selected from a refractory metal and a refractory metal alloy (for example, a tungsten portion or a titanium-tungsten alloy portion). In other embodiments, the conductive region comprises a polycrystalline silicon portion and a refractory metal suicide portion (e.g., a titanium silicide portion).
[0014] According another embodiment of the invention, a trench MOSFET device is provided which comprises: (a) a silicon substrate of first conductivity type (preferably N- type conductivity); (b) a silicon epitaxial layer of the first conductivity type over the substrate, the epitaxial layer having a lower majority carrier concentration than the substrate; (c) a body region of second conductivity type (preferably P-type conductivity) within an upper portion of the epitaxial layer; (d) a trench having trench sidewalls and a trench bottom, which extends into the epitaxial layer from an upper surface of the epitaxial layer and extends through the body region; (e) an oxide region lining the trench, the oxide region comprising (i) a u-shaped lower segment covering the trench bottom and lower regions of the trench sidewalls and (ii) upper segments covering at least upper regions of the trench sidewalls; (f) a conductive region within the trench adjacent the oxide region; and (g) a source region of the first conductivity type within an upper portion of the body region and adjacent the trench. In this embodiment, the u-shaped lower segment of the oxide region is thicker than the upper segments of the oxide region. [0015] According to yet another embodiment of the invention, a method of forming a trench MOSFET device is provided which comprises: (a) providing a silicon substrate of a first conductivity type; (b) providing a silicon epitaxial layer of the first conductivity type over the substrate, the epitaxial layer having a lower majority carrier concentration than the substrate; (c) forming a body region of a second conductivity type within an upper portion of the epitaxial layer; (d) etching a trench extending into the epitaxial layer from an upper surface of the epitaxial layer, the trench extending through the body region and the trench having trench sidewalls and a trench bottom; (f) forming an oxide region lining the trench, the oxide region comprising a lower segment covering at least the trench bottom and upper segments covering at least upper regions of the trench sidewalls; (g) depositing a conductive region within the trench adjacent the oxide region; and (h) forming a source region of the first conductivity type within an upper portion of the body region and adjacent the trench. The lower segment of the oxide region formed in this embodiment is thicker than the upper segments of the oxide region, such that shoulders are established in the oxide region adjacent the conductive region along the trench sidewalls.
[0016] In some embodiments, the oxide region lining the trench is formed by a process comprising: (a) forming a thermal oxide layer within the trench; (b) providing a deposited oxide layer over the thermal oxide layer; (c) forming an etch resistant region (for example, a photoresist region or a polysilicon region) in the trench bottom over the deposited oxide layer; and (d) etching the deposited oxide layer where not covered by the etch resistant region. A thermal oxidation step is preferably carried out after the deposited oxide-etching step.
[0017] In other embodiments, the oxide region lining the trench is formed by a process comprising: (a) forming a thick thermal oxide layer within the trench; (b) forming an etch resistant region (for example, a photoresist region or a polysilicon region) in the trench bottom over the thick thermal oxide layer; and (c) etching the thermal oxide layer where not covered by the etch resistant region. A thermal oxidation step is preferably carried out after the thermal oxide etching step.
[0018] One advantage of the present invention is that an improved trench MOSFET device can be provided which has a high cell density, and hence low on resistance, while at the same time providing an acceptably low gate charge.
[0019] Another advantage of the present invention is that a trench MOSFET device having a thick layer of oxide at the trench bottom can be provided without simultaneously creating undesirably high state charge levels at the oxide/semiconductor interface. [0020] Another advantage of the present invention is that a trench MOSFET device can be provided in which an interface between a CVD oxide and silicon is avoided, reducing the state charge levels associated with interfaces of this nature. [0021] Another advantage of the present invention is that a trench MOSFET device can be provided in which a high quality oxide/silicon interface, typically formed by thermal oxidation, can be provided within the gate trenches, providing an acceptably low level of interfacial state charges.
[0022] These and other embodiments and advantages of the present invention will become immediately apparent to those of ordinary skill in the art upon review of the Detailed Description and Claims to follow.
BRIEF DESCRIPTION OF THE DRAWINGS
[0023] Fi g. 1 is a schematic partial cross-sectional view of a trench MOSFET transistor device of the prior art.
[0024] F ii.g. 2 is a schematic partial cross-sectional view of a trench MOSFET transistor device in accordance with an embodiment of the invention. [0025] Fig. 3 is a schematic partial cross-sectional view of a trench MOSFET transistor device in accordance with another embodiment of the invention. [0026] Fig. 4 is a schematic partial cross-sectional view of a trench MOSFET transistor device in accordance with another embodiment of the invention.
[0027] Fiig. 5 is a schematic partial cross-sectional view of a trench MOSFET transistor device in accordance with another embodiment of the invention. [0028] Fig. 6 is a schematic partial cross-sectional view of a trench MOSFET transistor device in accordance with yet another embodiment of the invention. [0029] Fig. 7 is a schematic partial cross-sectional view of a trench MOSFET transistor device in accordance with still another embodiment of the invention. [0030] Fig. 8A through Fig. 8G are schematic partial cross-sectional views illustrating a process for manufacturing the trench MOSFET transistor device like that of Fig. 2.
[0031] Fig. 9A through Fig. 9G are schematic partial cross-sectional views illustrating another process for manufacturing the trench MOSFET transistor device like that of Fig. 2. [0032] Fig. 10A through Fig. 10H are schematic partial cross-sectional views illustrating a process for manufacturing the trench MOSFET transistor device like that of
Fig. 3.
[0033] Fig. 11 A through Fig. 1 IC are schematic partial cross-sectional views illustrating a process for manufacturing the trench MOSFET transistor devices like those of Fig. 4 and Fig. 5.
[0034] Fig. 12A through Fig. 12C are schematic partial cross-sectional views illustrating a process for manufacturing the trench MOSFET transistor devices like those of Fig. 6 and Fig. 7.
DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS OF THE
INVENTION
[0035] The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the present invention are shown. This invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein.
[0036] One embodiment of a trench MOSFET of the present invention is shown in partial cross section in Fig. 2. The trench MOSFET shown contains an N-type epitaxial layer 202, which is provided on an N+ substrate 200. The N+ substrate 200 is typically a silicon substrate having a thickness ranging, for example, from 10 to 25 mils and a resistivity ranging, for example, from 0.005 to 0.01 Ohm-cm. The N-type epitaxial layer
202 is also typically silicon having a thickness ranging from, for example, 5 to 6 microns and a resistivity ranging, for example, from 0J8 to 0.25 Ohm-cm.
[0037] Trenches 206 formed within the epitaxial layer are lined with thermally grown oxide regions 210t and also contain deposited oxide regions 210d at the trench bottom. Note that the trench bottom can have a variety of configurations including v- shaped, rounded u-shaped, and square u-shaped configurations. The trench sidewalls are substantially vertical, typically having angles ranging from 75 degrees (tapered) to 90 degrees (vertical) to 100 degrees (reentrant), more preferably from 85 to 90 degrees. The trenches 206 are further filled with polysilicon regions 21 lg. The polysilicon regions 21 lg typically have a resistivity ranging from 15 to 25 Ohm/sq. The trenches 206 typically have a depth of 1.0 to 2.0 microns and a width of 0.2 to 2 microns. The regions between the trenches are frequently referred to as mesas or trench mesas, based on their shapes, and are typically 0.2 to 1.0 microns in width.
[0038] The thermally grown oxide regions 210t typically range from 100 to 1000 Angstroms in thickness, while the deposited oxide regions 210d typically range from 500 to 2000 Angstroms in thickness. In constructing a composite oxide region in this fashion, the trench MOSFET device can be provided with a very high cell density (e.g., 20M to 500M/in.sq.). The gate charges associated with this high cell density are held in check by providing thick oxide regions at the trench bottom, consisting of both thermally grown oxide regions 210t and deposited oxide regions 210d. As previously noted, the portions of the oxide regions at the trench bottoms 210d, 210t are not significantly involved in channel formation during operation and hence can be of considerable thickness, reducing gate charges. On the other hand, portions of the thermally grown gate oxide region 210t along the trench sidewalls above the deposited oxide regions 210d are sufficiently thin to effectively form a channel region within the adjacent P-body regions 204 during operation. Moreover, thermally grown oxide regions 210t, rather than deposited oxide regions 210d, are adjacent the silicon. As a result, the high state charge that is found at the interface between the silicon and the deposited oxide in prior art structures (e.g., the structure disclosed in the abstract of JP05335582) is avoided. [0039] Within the epitaxial layer are P-body regions 204. Resistivities ranging from 0.1 to 1.0 Ohm-cm and depths of 1 to 2 microns from the surface of the epitaxial layer are typical of such structures. The trench MOSFET device of Fig. 2 also contains N+ source regions 212, which typically extend to a depth of 0.3 to 0.45 microns from the epitaxial layer surface and typically have resistivities of 0.001 to 0.003 Ohm-cm. [0040] i the embodiment shown, P-body upper regions (p+ regions) 215 are provided between the n+ source regions 212 for purposes of forming good ohrnic contact with the electrode 218. These regions 215 are shown as extending to approximately the same depth as the n+ source regions 212, but other depths are clearly possible. Resistivities of 0.002 to 0.005 Ohm-cm are typical.
[0041] Electrical contact is made with the n+ source regions 212 via metal source contact 218. Insulating regions 216, typically BPSG (borophosphosilicate glass), prevent the polysilicon regions 21 lg associated with the gate electrodes from being shorted to the n+ source regions 212 through source contact 218. A separate metal gate contact (not shown) is typically connected to the gate runner portion of the polysilicon that is located outside of the region of the trench MOSFET cells. A metal drain contact (not shown) is also typically provided in electrical connection with the N+ substrate 200. [0042] Another embodiment of the invention is shown in Fig. 3. Fig. 3 is essentially the same as Fig. 2, except for the configuration of the oxide regions lining the trenches. Specifically, whereas Fig. 2 contains oxide regions that are a combination of thermally grown oxide regions 210t and deposited oxide regions 210d, the oxide regions of Fig. 3 are entirely formed from thermally grown oxide 210t. Nonetheless, as in Fig. 2, the oxide regions 210t within the trenches 206 are thicker at the trench bottoms (typically 500 to 2000 Angstroms in thickness) than they are along the upper portions of the trench sidewalls (typically 100 to 1000 Angstroms), in this way, gate function is maintained, while reducing the gate charges associated with the device. Moreover, high interface state charges are avoided, because thermally grown oxide regions 210t, rather deposited oxide regions, are placed adjacent the silicon.
[0043] Other embodiments of the invention are shown in Fig. 4 and Fig. 5. Fig. 4 and Fig. 5 are essentially the same as Fig. 2 and Fig. 3, respectively. However, the polysilicon gate regions 21 lg of Figs. 2 and 3 are replaced by composite gate regions consisting of both polysilicon gate regions 21 lg and tungsten metal regions 21 lm. These embodiments provide lower gate resistance relative to a device containing only polysilicon gate regions, improving switching frequency. In alternative embodiments, the tungsten metal is replaced by other refractory metals and metal alloys, such as titanium- tungsten alloys.
[0044] Still other related embodiments of the invention are shown in Fig. 6 and Fig. 7. Fig. 6 and Fig. 7 are essentially the same as Fig. 2 and Fig. 3, respectively, except that the polysilicon gate regions 21 lg of Figs. 2 and 3 are replaced by composite gate regions. In Figs. 6 and 7, these regions consist of both polysilicon gate regions 21 lg and refractory metal silicide regions 211ms such as titanium silicide (typically TiSi ). Refractory metals that readily form suicides include titanium, tungsten, tantalum, and molybdenum. [0045] An embodiment of a process for the manufacture of a device like that of Fig. 2 will now be described in connection with Figs. 8A to 8G. In these figures, an N doped epitaxial layer 202 is initially grown on an N+ doped substrate 200. For example, epitaxial layer 202 can be 6.0 microns thick and have an n-type doping concentration of bout 3.4 x 1016 cm"3, while N+ doped substrate 200 can be 250 microns thick and have n- type doping concentration of about 5 x 1019 cm"3. A P-type layer 204 is then formed in the epitaxial layer 202 by implantation and diffusion. For example, the epitaxial layer 202 may be implanted with boron at 40 keV with a dosage of 6 x 1013 cm"2, followed by diffusion to a depth of 1.8 microns at 150° C.
[0046] A mask oxide layer (not shown) is then deposited, for example by chemical vapor deposition, and covered with a patterned trench mask (not shown). The mask oxide layer is then etched, for example, by buffered HF, forming a patterned mask oxide layer (not shown). Trenches 206 are subsequently etched through apertures in the patterned mask oxide layer, typically by reactive ion etching. Trench depths can be, for example, about 2.0 μm. Discrete P-body regions 204 are established as a result of this trench-forming step. A sacrificial oxide (not shown) is then grown, typically by dry oxidation to improve the quality of the silicon surface. This oxide is then removed, typically by buffered HF, forming the structure illustrated in Fig. 8A. [0047] A thermal gate oxide layer 210t is grown over the entire device, for example, by dry oxidation at 900 to 1150 °C. A thickness in the range of 100 to 1000 Angstroms is preferred for the thermal gate oxide layer 210. Then, a TEOS (i.e., tetraethylorthosilicate or Si(OC2H5)4) layer 210 is deposited, for example, by PECVD (plasma enhanced chemical vapor deposition) at temperatures between 500 and 600 °C, to provide the structure of Fig. 8B. The TEOS layer 210 typically ranges from 400 to 1000 Angstroms in thickness.
[0048] The surface of the structure is then covered, and the trenches are filled, with a photoresist layer 207 to provide the structure of Fig. 8C. The resist layer is then etched, for example, by reactive ion etching, until all of the photoresist is removed except for resist portions 207 at the bottom of the trenches, providing the structure of Fig. 8D. The TEOS layer 210 is then etched, for example, by buffered HF to produce the structure of Fig. 8E.
[0049] The remaining resist 207 is removed, for example, by sulfuric acid. Subsequently, the TEOS regions 210 are densified, for example, by annealing at 950°C in N2 to provide high-density deposited silicon dioxide regions 210d. The structure then undergoes an additional thermal oxidation step, for example, 10 to 20 minutes at 950 to 1150 C, to ensure that those portions of the gate oxide layer 210t not covered by deposited oxide 210d are of sufficient thickness. Thicknesses ranging from 10 to 1000 Angstroms are typical.
[0050] The surface of the structure is then covered, and the trenches are filled, with a polysilicon layer, typically using CVD. The polysilicon is typically doped N-type to reduce its resistivity, generally on order of 20 Ω/sq. N-type doping can be carried out, for example, during CVD with phosphorous chloride or by implantation with arsenic or phosphorous. As is typical, a patterned masking layer (not shown) is provided to preserve polysilicon in the gate runner region, and the unmasked portions of the polysilicon layer are etched, for example, by reactive ion etching. The polysilicon layer within the trench segments is slightly over-etched due to etching uniformity concerns, and the thus-formed polysilicon gate regions 21 lg typically have top surfaces that are 0J to 0.2 microns below the adjacent surface of the epitaxial layer 204. The resulting structure is shown in Fig. 8F.
[0051] The oxide layer 210t is then wet etched to a thickness of 100 Angstroms to form an implant oxide (not shown). The implant oxide avoids implant-channeling effects, implant damage, and heavy metal contamination during subsequent formation of source regions. Source regions 212 are formed within upper portions of the P-body regions 204 via an implantation and diffusion process, using a patterned masking layer (not shown). For example, the source regions 212 may be implanted with arsenic at a dosage of 1 x 1016 cm"2 and diffused to a depth of 0.4 microns at a temperature of 950°C. An additional mask (not shown) is then formed, followed by implantation and diffusion of boron to form P-body upper portions 215 (p+ regions) between n+ regions 212. For example, the P-body upper portions 215 may be implanted with boron at a dosage of 1.5el4 cm"2 and diffused to a depth of J-.6 microns.
[0052] A BPSG (borophosphosilicate glass) layer is then formed over the entire structure, for example, by PECVD, and provided with a patterned photoresist layer (not shown). The structure is etched, typically by reactive ion etching, to remove the BPSG and oxide over at least a portion of each source region 212, leaving behind BPSG regions 216. After removing the photoresist layer, the structure is provided with a metal contact layer 218 (aluminum in this example), which acts as a source electrode. The resulting cross-sectional views of this structure are shown in Fig. 8G. In the same step, a separate metal contact is typically connected to the gate runner, which is located outside the cells. Another metal contact is typically provided in connection with the substrate 200, which acts as a drain electrode.
[0053] An alternate method for producing a trench MOSFET structure like that shown in Fig. 2 is illustrated in Figs. 9A through 9G. The process for producing the structure of Fig. 9 A is the same as that set forth above in connection with Fig. 8A. The process for producing Fig. 9B is the same as Fig. 8B, except that the TEOS layer 210 is densified in Fig. 9B following deposition to provide a high-density silicon dioxide layer 210d. As will become more apparent below, in contrast to the above procedure of Figs. 8A through 8G, densification is performed at this earlier stage, because portions of the layer 210d are permanently covered by polysilicon in the following step. [0054] The surface of the structure is then covered, and the trenches are filled, with a doped polysilicon layer 21 lg in a manner like that described in Fig. 8F above, resulting in the structure of Fig. 9C. The polysilicon layer is then etched, for example, by reactive ion etching, until only the bottoms of the trenches are filled with the polysilicon 21 lg. The resulting structure is shown in Fig. 9D.
[0055] The densified silicon dioxide layer 210d is then etched, for example by reactive ion etching, removing all of silicon dioxide layer 210d, except where protected by the polysilicon 21 lg coving the trench bottoms. The resulting structure is shown in Fig. 9E. As in Fig. 8F above, the structure then undergoes an additional thermal oxidation step to ensure that those portions of the gate oxide layer 210t not covered by the deposited oxide 210d are of sufficient thickness. An additional layer of polysilicon is then provided, covering the surface and filling the trenches of the device. As previously discussed, also in connection with Fig. 8F, a patterned masking layer is provided to preserve polysilicon in the gate runner region, and the polysilicon layer is slightly over- etched, creating final polysilicon gate regions 21 lg within the trenches. The resulting structure is shown in Fig. 9F. Finally, the steps described above in connection with Fig. 8G are preformed, producing the device shown in Fig. 9G.
[0056] A method of producing a trench MOSFET structure like that shown in Fig. 3 will now be described in connection with Figs. 10A through 10H.
[0057] As in the process of Fig. 8 A, an N doped epitaxial layer 202 is initially grown on an N+ doped substrate 200. A P-type layer 204 is then formed in the epitaxial layer 202 by implantation and diffusion. A mask oxide layer is then deposited, and covered with a patterned trench mask (not shown). The mask oxide layer is then etched forming a patterned mask oxide layer 210. Trenches 206 are subsequently etched through apertures in the patterned mask oxide layer 210, establishing discrete P-body regions 204. The resulting structure is shown in Fig. 10A.
[0058] At this point, a thick oxide layer is grown over the entire structure, forming layer 210t (which also includes the patterned mask oxide layer 210 from the prior step). The resulting structure is shown in Fig. 10B. The thick oxide layer is grown by thermal oxidation, for example, by either wet or dry oxidation at 950 to 1150°C for a period of 10 to 120 minutes. After oxidation, the thick oxide layer is preferably 500 to 2000 microns in thickness. [0059] The surface of the structure is then covered, and the trenches are filled, with a photoresist layer 207 to provide the structure of Fig. IOC. The resist layer is then etched, for example, by reactive ion etching, until all of the photoresist is removed except photoresist portions 207 at the bottom of the trenches, providing the structure of Fig. 10D. [0060] The oxide layer 210t is then etched, for example by reactive ion etching, removing all of thick oxide layer, except where it is protected by the photoresist covering the trench bottoms, resulting in distinct, thick thermally grown oxide regions 210t as shown in Fig. 10E.
[0061] The remaining photoresist 207 is then removed, for example, by sulfuric acid. Subsequently, a thin gate oxide layer is formed on the exposed silicon surfaces of the structure, for example, by dry oxidation at 950 to 1150 °C. This thin gate oxide layer is typically 100 to 1000 Angstroms in thickness. As shown in Fig. 10F, this oxidation step results in a thermally grown oxide layer 210t having thick regions at the trench bottoms and thin regions on upper portions of the trench sidewalls (as well as on top of the structure).
[0062] A layer of polysilicon 21 lg for the gate region is provided over the entire structure, covering the surface and filling the trenches of the device as shown in Fig. 10G. The device is completed from this point as discussed above in connection with Figs. 8F and 8G, producing the structure of Fig. 10H.
[0063] A method of producing a trench MOSFET structure like that shown in Fig.4 will now be described in connection with Fig. 11A and Fig. 1 IB. [0064] This process is the same as that discussed above in connection with Figs. 8A through Fig. 8E. At this point, the remaining resist is removed, the TEOS layer is densified to provide a high-density silicon dioxide layer 21 Od, and the gate oxide layer 21 It is thickened as in Fig. 8F above. However, a substantially thinner polysilicon layer 21 lg is provided over the surface of the device and in the trenches, such that the trenches are not filled by the polysilicon 21 lg. Instead, trench filling is completed by depositing a metal layer 21 lm of either tungsten (W) or a titanium-tungsten alloy (TiW) (or Tungsten Silicide (WSi), if desired) using techniques known in the art such as CVD. The resulting structure is shown in Fig. 11 A
[0065] As above, a patterned masking layer is provided to preserve the polysilicon, as well as the W/TiW, in the gate runner region, and the layers of polysilicon 21 lg and W/TiW 21 lm are slightly over-etched, producing composite gate regions consisting of polysilicon 21 lg and W/TiW 21 lm. Finally, the steps described above in connection with Fig. 8G are preformed, producing the device of Fig. 1 IB.
[0066] A method of producing a trench MOSFET structure like that shown in Fig. 5 is now described in connection with Fig. 1 IC. This process is the same as that of Fig. 10A through 10F. At this point, however, the trenches are not filled with polysilicon. Instead, a relatively thin polysilicon layer 21 lg is provided over the surface of the device and in the trenches. The trenches are then filled by depositing a metal layer 21 lm of either tungsten (W) or a titanium-tungsten alloy (TiW) (or Tungsten Silicide (WSi), if desired) and the structure is completed as discussed in connection with Fig. 1 IB. The completed structure is shown in Fig. 1 IC.
[0067] A method of producing a trench MOSFET structure like that shown in Fig. 6 is described in connection with Fig. 12A and Fig. 12B. The method is essentially the same as that discussed above in connection with Figs. 8A through 8F, except that the polysilicon layer within the trench segment is more heavily over-etched, such that the polysilicon gate regions 211 g within the trenches typically have top surfaces that are 0 J to 0.5 microns below the adjacent surface of the epitaxial layer 204. The patterned masking layer, which served to preserve polysilicon in the gate runner region, is removed and a refractory metal layer 21 lm such as a titanium layer is deposited, for example, by sputtering, to produce the structure of Fig. 12A. The refractory metal is then alloyed with polysilicon in the trench by rapid thermal anneal, forming refractory metal silicide regions 211ms (in this case titanium silicide (TiSi2)). The non reacted Ti portion on the oxide layer is removed after TiSi2 is formed in trench region. The steps described above in connection with Fig. 8G are then preformed, producing the device of Fig. 12B. [0068] A method of producing a trench MOSFET structure like that shown in Fig. 7 is described in connection with Fig. 12C. The method is essentially the same as that discussed above in connection with Fig. 10A through FigJOG. After applying the patterned masking layer to preserve polysilicon in the gate runner region, the procedures discussed in connection with Fig. 12A and Fig. 12B above are followed, producing the structure of Fig. 12C.
[0069] Although various embodiments are specifically illustrated and described herein, it will be appreciated that modifications and variations of the present invention are covered by the above teachings and are within the purview of the appended claims without departing from the spirit and intended scope of the invention. As one example, the method of the present invention may be used to form a structure in which the conductivities of the various semiconductor regions are reversed from those described herein.

Claims

CLAIMS:
1. A ttench MOSFET device comprising: a silicon substrate of a first conductivity type; a silicon epitaxial layer of said first conductivity type over said substrate, said epitaxial layer having a lower majority carrier concentration than said substrate; a body region of a second conductivity type within an upper portion of said epitaxial layer; a trench extending into said epitaxial layer from an upper surface of said epitaxial layer, said trench extending through said body region, and said trench having ttench sidewalls and a trench bottom; an oxide region lining said trench, said oxide region comprising a lower segment covering at least the trench bottom and upper segments covering at least upper regions of said trench sidewalls; a conductive region within said trench adjacent said oxide region; and a source region of said first conductivity type within an upper portion of said body region and adjacent said trench, wherein said lower segment of said oxide region is thicker than said upper segments of said oxide region such that shoulders are established in said oxide region adjacent said conductive region along said trench sidewalls.
2. The trench MOSFET device of claim 1, wherein said lower segment of said oxide region consists of a thermally grown portion adjacent said trench and a deposited oxide portion adjacent said conductive region, and wherein said upper segments of said oxide region consists of thermally grown oxide.
3. The trench MOSFET device of claim 2, wherein said deposited oxide portion is densified TEOS.
4. The trench MOSFET device of claim 2, wherein said thermally grown portion ranges from 500 to 2000 Angstroms in thickness.
5. The trench MOSFET device of claim 2, wherein said deposited oxide portion ranges from 500 to 2000 Angstroms in thickness.
6. The trench MOSFET device of claim 2, wherein said upper segment of said oxide region ranges from 100 to 1000 Angstroms in thickness.
7. The trench MOSFET device of claim 1, wherein said lower segment of said oxide region is a thick thermally grown oxide region, and wherein said upper segments of said oxide region are thin thermally grown oxide regions.
8. The ttench MOSFET device of claim 7, wherein said thick thermally grown oxide region ranges from 500 to 2000 Angstroms in thickness.
9. The trench MOSFET device of claim 7, wherein said thin thermally grown oxide region ranges from 100 to 1000 Angstroms in thickness.
10. The trench MOSFET device of claim 1 , wherein the conductive region comprises polycrystalline silicon.
11. The trench MOSFET device of claim 1 , wherein the conductive region comprises a polycrystalline silicon portion and a portion selected from a refractory metal and a refractory metal alloy.
12. The trench MOSFET device of claim 11 , wherein the conductive region comprises a polycrystalline silicon portion and a tungsten portion.
13. The trench MOSFET device of claim 11, wherein the conductive region comprises a polycrystalline silicon portion and a titanium-tungsten alloy portion.
14. The trench MOSFET device of claim 1, wherein the conductive region comprises a polycrystalline silicon portion and a refractory metal silicide portion.
15. The trench MOSFET device of claim 14, wherein the conductive region comprises a polycrystalline silicon portion and a titanium silicide portion.
16. The ttench MOSFET device of claim 1, wherein said first conductivity type is N-type conductivity and said second conductivity type is P-type conductivity.
17. A method of forming a trench MOSFET device comprising: providing a silicon substrate of a first conductivity type; depositing a silicon epitaxial layer of said first conductivity type over said substrate, said epitaxial layer having a lower majority carrier concentration than said substrate; forming a body region of a second conductivity type within an upper portion of said epitaxial layer; etching a ttench extending into said epitaxial layer from an upper surface of said epitaxial layer, said trench extending through said body region and said trench having trench sidewalls and a trench bottom; forming an oxide region lining said ttench, said oxide region comprising a lower segment covering at least the trench bottom and upper segments covering at least upper regions of said trench sidewalls; depositing a conductive region within said trench adjacent said oxide region; and forming a source region of said first conductivity type within an upper portion of said body region and adjacent said trench, wherein said lower segment of said oxide region is thicker than said upper segments of said oxide region such that shoulders are established in said oxide region adjacent said conductive region along said trench sidewalls.
18. The method of claim 17, wherein said oxide region lining said trench is formed by a process comprising: forming a thermal oxide layer within said trench; providing a deposited oxide layer over said thermal oxide layer; forming an etch resistant region in the ttench bottom over said deposited oxide layer; and etching said deposited oxide layer where not covered by said etch resistant region.
19. The method of claim 18, wherein said etch resistant region is a photoresist region.
20. The method of claim 18, wherein said etch resistant region is a polysilicon region.
21. The method of claim 18, wherein a thermal oxidation step is carried out after said deposited oxide-etching step.
22. The method of claim 17, wherein said oxide region lining said trench is formed by a process comprising: forming a thick thermal oxide layer within said trench; forming an etch resistant region in the trench bottom over said thick thermal oxide layer; and etching said thermal oxide layer where not covered by said etch resistant region.
23. The method of claim 22, wherein said etch resistant region is a photoresist region.
24. The method of claim 22, wherein said etch resistant region is a polysilicon region.
25. The method of claim 22, wherein a thermal oxidation step is carried out after said theπnal oxide etching step.
26. A ttench MOSFET device comprising: a silicon substrate of a first conductivity type; a silicon epitaxial layer of said first conductivity type over said substrate, said epitaxial layer having a lower majority carrier concentration than said substrate; a body region of a second conductivity type within an upper portion of said epitaxial layer; a trench extending into said epitaxial layer from an upper surface of said epitaxial layer, said ttench extending through said body region, and said ttench having ttench sidewalls and a trench bottom; an oxide region lining said trench, said oxide region comprising a lower segment covering at least the trench bottom and upper segments covering at least upper regions of said trench sidewalls, wherein said lower segment is substantially thicker than said upper segments; a conductive region within said trench adjacent said oxide region; and a source region of said first conductivity type within an upper portion of said body region and adjacent said ttench, wherein those portions of said oxide region that form interfaces with said silicon are thermally grown.
27. A trench MOSFET device comprising: a silicon substrate of a first conductivity type; a silicon epitaxial layer of said first conductivity type over said substrate, said epitaxial layer having a lower majority carrier concentration than said substrate; a body region of a second conductivity type within an upper portion of said epitaxial layer; a trench extending into said epitaxial layer from an upper surface of said epitaxial layer, said trench extending through said body region, and said trench having trench sidewalls and a trench bottom; an oxide region lining said trench, said oxide region comprising a u-shaped lower segment covering the ttench bottom and lower regions of said trench sidewalls and upper segments covering upper regions of said trench sidewalls, wherein said lower segment of said oxide region is thicker than said upper segments; a conductive region within said trench adjacent said oxide region; and a source region of said first conductivity type within an upper portion of said body region and adjacent said trench.
PCT/US2002/036517 2001-11-15 2002-11-13 Trench mosfet having low gate charge Ceased WO2003044865A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
AU2002350184A AU2002350184A1 (en) 2001-11-15 2002-11-13 Trench mosfet having low gate charge
KR1020047007408A KR100936966B1 (en) 2001-11-15 2002-11-13 Trench mosfet device having low gate charge and method of forming the same
EP02786713A EP1451877A4 (en) 2001-11-15 2002-11-13 Trench mosfet having low gate charge
JP2003546406A JP5081367B2 (en) 2001-11-15 2002-11-13 Trench metal oxide semiconductor field effect transistor device with low gate charge and method for manufacturing the same.

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/002,529 US6674124B2 (en) 2001-11-15 2001-11-15 Trench MOSFET having low gate charge
US10/002,529 2001-11-15

Publications (1)

Publication Number Publication Date
WO2003044865A1 true WO2003044865A1 (en) 2003-05-30

Family

ID=21701190

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2002/036517 Ceased WO2003044865A1 (en) 2001-11-15 2002-11-13 Trench mosfet having low gate charge

Country Status (8)

Country Link
US (2) US6674124B2 (en)
EP (1) EP1451877A4 (en)
JP (1) JP5081367B2 (en)
KR (1) KR100936966B1 (en)
CN (1) CN100392866C (en)
AU (1) AU2002350184A1 (en)
TW (1) TW200300295A (en)
WO (1) WO2003044865A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8076720B2 (en) 2007-09-28 2011-12-13 Semiconductor Components Industries, Llc Trench gate type transistor
US8242557B2 (en) 2007-09-28 2012-08-14 Semiconductor Components Industries, Llc Trench gate type transistor
CN104037229A (en) * 2013-03-05 2014-09-10 美格纳半导体有限公司 Semiconductor Device And Method For Fabricating The Same

Families Citing this family (80)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6893923B2 (en) * 2001-03-21 2005-05-17 International Rectifier Corporation Reduced mask count process for manufacture of mosgated device
JP4073176B2 (en) * 2001-04-02 2008-04-09 新電元工業株式会社 Semiconductor device and manufacturing method thereof
US7009247B2 (en) * 2001-07-03 2006-03-07 Siliconix Incorporated Trench MIS device with thick oxide layer in bottom of gate contact trench
US20060038223A1 (en) * 2001-07-03 2006-02-23 Siliconix Incorporated Trench MOSFET having drain-drift region comprising stack of implanted regions
US7033876B2 (en) * 2001-07-03 2006-04-25 Siliconix Incorporated Trench MIS device having implanted drain-drift region and thick bottom oxide and process for manufacturing the same
US7291884B2 (en) * 2001-07-03 2007-11-06 Siliconix Incorporated Trench MIS device having implanted drain-drift region and thick bottom oxide
US6674124B2 (en) * 2001-11-15 2004-01-06 General Semiconductor, Inc. Trench MOSFET having low gate charge
US6873003B2 (en) * 2003-03-06 2005-03-29 Infineon Technologies Aktiengesellschaft Nonvolatile memory cell
JP5008247B2 (en) * 2003-04-03 2012-08-22 セイコーインスツル株式会社 Manufacturing method of vertical MOS transistor
TWI224821B (en) * 2003-04-11 2004-12-01 Mosel Vitelic Inc Bottom oxide formation process for preventing formation of voids in the trench
DE10335103B4 (en) * 2003-07-31 2009-02-12 Advanced Micro Devices, Inc., Sunnyvale Field effect transistor with a doped gate electrode with reduced gate depletion and method for producing the transistor
JP4627974B2 (en) * 2003-08-01 2011-02-09 セイコーインスツル株式会社 Manufacturing method of semiconductor device
JP4346433B2 (en) * 2003-12-24 2009-10-21 Ｏｋｉセミコンダクタ株式会社 Manufacturing method of semiconductor device
US7372088B2 (en) * 2004-01-27 2008-05-13 Matsushita Electric Industrial Co., Ltd. Vertical gate semiconductor device and method for fabricating the same
JP4091921B2 (en) * 2004-02-16 2008-05-28 松下電器産業株式会社 Semiconductor device and manufacturing method thereof
KR100593734B1 (en) * 2004-03-05 2006-06-28 삼성전자주식회사 Transistors of a semiconductor device having a channel region in the channel portion hole and manufacturing methods thereof
GB0405325D0 (en) * 2004-03-10 2004-04-21 Koninkl Philips Electronics Nv Trench-gate transistors and their manufacture
JP4500598B2 (en) * 2004-06-24 2010-07-14 トヨタ自動車株式会社 Insulated gate type semiconductor device manufacturing method
US7371641B2 (en) * 2004-10-29 2008-05-13 International Rectifier Corporation Method of making a trench MOSFET with deposited oxide
US20060113588A1 (en) * 2004-11-29 2006-06-01 Sillicon-Based Technology Corp. Self-aligned trench-type DMOS transistor structure and its manufacturing methods
KR100730466B1 (en) * 2005-12-29 2007-06-19 매그나칩 반도체 유한회사 Trench transistor and method of manufacturing the same
JP4622905B2 (en) * 2006-03-24 2011-02-02 トヨタ自動車株式会社 Method of manufacturing insulated gate semiconductor device
JP4748070B2 (en) * 2007-01-26 2011-08-17 トヨタ自動車株式会社 Manufacturing method of semiconductor substrate
JP5183959B2 (en) * 2007-04-23 2013-04-17 新日本無線株式会社 Method for manufacturing MOSFET type semiconductor device
KR100853799B1 (en) * 2007-07-25 2008-08-25 주식회사 동부하이텍 Trench gate semiconductor device and manufacturing method thereof
DE102007037858B4 (en) 2007-08-10 2012-04-19 Infineon Technologies Ag Semiconductor device with improved dynamic behavior
US20090098701A1 (en) * 2007-10-15 2009-04-16 Jurgen Faul Method of manufacturing an integrated circuit
TW200921912A (en) * 2007-11-05 2009-05-16 Anpec Electronics Corp Power transistor capable of decreasing capacitance between gate and drain
KR100970282B1 (en) * 2007-11-19 2010-07-15 매그나칩 반도체 유한회사 Trench MOOSFET and its manufacturing method
US8159021B2 (en) * 2008-02-20 2012-04-17 Force-Mos Technology Corporation Trench MOSFET with double epitaxial structure
US8664747B2 (en) * 2008-04-28 2014-03-04 Toshiba Techno Center Inc. Trenched substrate for crystal growth and wafer bonding
US8901638B2 (en) * 2008-07-25 2014-12-02 Nxp B.V. Trench-gate semiconductor device
US8193081B2 (en) * 2009-10-20 2012-06-05 Taiwan Semiconductor Manufacturing Company, Ltd. Method and system for metal gate formation with wider metal gate fill margin
JP5511308B2 (en) * 2009-10-26 2014-06-04 三菱電機株式会社 Semiconductor device and manufacturing method thereof
US20110108912A1 (en) * 2009-11-09 2011-05-12 Hamilton Lu Methods for fabricating trench metal oxide semiconductor field effect transistors
US8987818B1 (en) 2009-11-13 2015-03-24 Maxim Integrated Products, Inc. Integrated MOS power transistor with thin gate oxide and low gate charge
US20110115019A1 (en) * 2009-11-13 2011-05-19 Maxim Integrated Products, Inc. Cmos compatible low gate charge lateral mosfet
US20110115018A1 (en) * 2009-11-13 2011-05-19 Maxim Integrated Products, Inc. Mos power transistor
US8969958B1 (en) 2009-11-13 2015-03-03 Maxim Integrated Products, Inc. Integrated MOS power transistor with body extension region for poly field plate depletion assist
US8963241B1 (en) 2009-11-13 2015-02-24 Maxim Integrated Products, Inc. Integrated MOS power transistor with poly field plate extension for depletion assist
US8946851B1 (en) 2009-11-13 2015-02-03 Maxim Integrated Products, Inc. Integrated MOS power transistor with thin gate oxide and low gate charge
WO2011148427A1 (en) 2010-05-27 2011-12-01 Fuji Electric Co., Ltd. Mos-driven semiconductor device and method for manufacturing mos-driven semiconductor device
US8349653B2 (en) 2010-06-02 2013-01-08 Maxim Integrated Products, Inc. Use of device assembly for a generalization of three-dimensional metal interconnect technologies
US10672748B1 (en) 2010-06-02 2020-06-02 Maxim Integrated Products, Inc. Use of device assembly for a generalization of three-dimensional heterogeneous technologies integration
CN102569428B (en) * 2010-12-21 2015-06-03 上海华虹宏力半导体制造有限公司 Longitudinal voltage-controlled varactor and preparation method thereof
CN102623316A (en) * 2011-01-27 2012-08-01 无锡华润上华半导体有限公司 Methods for preparing groove bottom auxiliary gate dielectric layer and groove DMOS pipe
JP5395309B2 (en) * 2011-03-23 2014-01-22 パナソニック株式会社 Semiconductor device and manufacturing method thereof
JP5637916B2 (en) * 2011-03-31 2014-12-10 トヨタ自動車株式会社 Semiconductor device and manufacturing method thereof
US8492226B2 (en) * 2011-09-21 2013-07-23 Globalfoundries Singapore Pte. Ltd. Trench transistor
US9054133B2 (en) 2011-09-21 2015-06-09 Globalfoundries Singapore Pte. Ltd. High voltage trench transistor
JP5358653B2 (en) * 2011-11-15 2013-12-04 セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー Manufacturing method of trench gate type transistor
US8802530B2 (en) * 2012-06-06 2014-08-12 Alpha And Omega Semiconductor Incorporated MOSFET with improved performance through induced net charge region in thick bottom insulator
US8946002B2 (en) * 2012-07-24 2015-02-03 Semiconductor Components Industries, Llc Method of forming a semiconductor device having a patterned gate dielectric and structure therefor
CN102800704A (en) * 2012-08-29 2012-11-28 上海宏力半导体制造有限公司 Trench MOS (Metal Oxide Semiconductor) transistor and manufacture method thereof, and integrated circuit
KR101832334B1 (en) * 2013-03-05 2018-02-27 매그나칩 반도체 유한회사 Semiconductor device and method for fabricating the same
US8748976B1 (en) * 2013-03-06 2014-06-10 Texas Instruments Incorporated Dual RESURF trench field plate in vertical MOSFET
JP2014207403A (en) * 2013-04-16 2014-10-30 住友電気工業株式会社 Silicon carbide semiconductor device manufacturing method
JP6131689B2 (en) * 2013-04-16 2017-05-24 住友電気工業株式会社 Method for manufacturing silicon carbide semiconductor device
CN104347708A (en) * 2013-08-07 2015-02-11 中芯国际集成电路制造(北京)有限公司 Multi-grid VDMOS (vertical double-diffused metal oxide semiconductor) transistor and forming method thereof
JP6514035B2 (en) * 2015-05-27 2019-05-15 株式会社豊田中央研究所 Semiconductor device
CN106684126A (en) * 2016-12-12 2017-05-17 中航（重庆）微电子有限公司 Trench type transistor device structure and making method
JP2018181911A (en) * 2017-04-04 2018-11-15 浜松ホトニクス株式会社 Optical semiconductor device
US10720358B2 (en) 2017-06-30 2020-07-21 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device having a liner layer with a configured profile and method of fabricating thereof
DE102018104944B4 (en) 2017-06-30 2024-12-12 Parabellum Strategic Opportunities Fund Llc Semiconductor device with a lining layer with a configured profile and method for its manufacture
CN107706101A (en) * 2017-09-29 2018-02-16 上海华虹宏力半导体制造有限公司 The manufacture method of trench gate
WO2019178765A1 (en) * 2018-03-21 2019-09-26 Texas Instruments Incorporated Semiconductor device having polysilicon field plate for power mosfets
DE102019109368B4 (en) * 2018-05-15 2024-07-04 Infineon Technologies Ag SEMICONDUCTOR DEVICE WITH SILICON CARBIDE BODY AND MANUFACTURING METHOD
KR102505229B1 (en) 2018-10-02 2023-03-06 삼성전자주식회사 Semiconductor device and method of fabricating semiconductor device
US10950699B2 (en) 2019-08-05 2021-03-16 Vishay-Siliconix, LLC Termination for vertical trench shielded devices
CN112750897A (en) * 2019-10-29 2021-05-04 华润微电子（重庆）有限公司 Groove type field effect transistor structure and preparation method thereof
CN111370473A (en) * 2020-03-24 2020-07-03 成都森未科技有限公司 A trench-type device and method of making the same
EP3944740B1 (en) * 2020-06-18 2024-06-19 Dynex Semiconductor Limited Method of forming asymmetric thickness oxide trenches
CN112185893A (en) * 2020-09-29 2021-01-05 深圳市芯电元科技有限公司 Manufacturing method of trench MOSFET
US12439621B2 (en) * 2021-06-07 2025-10-07 Stmicroelectronics Pte Ltd Method of making a charge coupled field effect rectifier diode
KR102911284B1 (en) * 2021-06-10 2026-01-12 에스케이하이닉스 주식회사 Semiconductor memory dedvice
US12451175B2 (en) * 2021-07-23 2025-10-21 Taiwan Semiconductor Manufacturing Company, Ltd .. Memory device and formation method thereof
KR102464348B1 (en) * 2022-06-21 2022-11-09 (주) 트리노테크놀로지 Power semiconductor device with dual shield structure in Silicon Carbide and manufacturing method thereof
US12482706B2 (en) * 2022-07-12 2025-11-25 Vanguard International Semiconductor Corporation Semiconductor structure that includes self-aligned contact plugs and methods for manufacturing the same
JP2024043290A (en) * 2022-09-16 2024-03-29 キオクシア株式会社 magnetic storage device
CN117594658B (en) * 2023-11-16 2024-10-22 深圳芯能半导体技术有限公司 A trench field effect transistor and a method for manufacturing the same

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5442214A (en) * 1994-08-09 1995-08-15 United Microelectronics Corp. VDMOS transistor and manufacturing method therefor
US5637898A (en) * 1995-12-22 1997-06-10 North Carolina State University Vertical field effect transistors having improved breakdown voltage capability and low on-state resistance
US6274905B1 (en) * 1999-06-30 2001-08-14 Fairchild Semiconductor Corporation Trench structure substantially filled with high-conductivity material
US20010028085A1 (en) * 1999-03-01 2001-10-11 Blanchard Richard A. Trench DMOS transistor structure having a low resistance path to a drain contact located on an upper surface

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5283201A (en) * 1988-05-17 1994-02-01 Advanced Power Technology, Inc. High density power device fabrication process
US5072266A (en) 1988-12-27 1991-12-10 Siliconix Incorporated Trench DMOS power transistor with field-shaping body profile and three-dimensional geometry
JPH05335582A (en) 1992-05-27 1993-12-17 Omron Corp Vertical mosfet device and manufacture thereof
US5410170A (en) 1993-04-14 1995-04-25 Siliconix Incorporated DMOS power transistors with reduced number of contacts using integrated body-source connections
JP3400846B2 (en) 1994-01-20 2003-04-28 三菱電機株式会社 Semiconductor device having trench structure and method of manufacturing the same
JPH09181304A (en) * 1995-12-21 1997-07-11 Toyota Motor Corp Semiconductor device and manufacturing method thereof
US5770878A (en) * 1996-04-10 1998-06-23 Harris Corporation Trench MOS gate device
US5907776A (en) 1997-07-11 1999-05-25 Magepower Semiconductor Corp. Method of forming a semiconductor structure having reduced threshold voltage and high punch-through tolerance
JP3502531B2 (en) * 1997-08-28 2004-03-02 株式会社ルネサステクノロジ Method for manufacturing semiconductor device
US6262453B1 (en) * 1998-04-24 2001-07-17 Magepower Semiconductor Corp. Double gate-oxide for reducing gate-drain capacitance in trenched DMOS with high-dopant concentration buried-region under trenched gate
US5998833A (en) * 1998-10-26 1999-12-07 North Carolina State University Power semiconductor devices having improved high frequency switching and breakdown characteristics
US6404007B1 (en) * 1999-04-05 2002-06-11 Fairchild Semiconductor Corporation Trench transistor with superior gate dielectric
US6198127B1 (en) * 1999-05-19 2001-03-06 Intersil Corporation MOS-gated power device having extended trench and doping zone and process for forming same
US6291298B1 (en) * 1999-05-25 2001-09-18 Advanced Analogic Technologies, Inc. Process of manufacturing Trench gate semiconductor device having gate oxide layer with multiple thicknesses
GB9917099D0 (en) * 1999-07-22 1999-09-22 Koninkl Philips Electronics Nv Cellular trench-gate field-effect transistors
JP2001036078A (en) * 1999-07-22 2001-02-09 Seiko Epson Corp MOS transistor and method of manufacturing the same
DE19935442C1 (en) * 1999-07-28 2000-12-21 Siemens Ag Power trench-metal oxide semiconductor transistor is produced using a temporary layer to allow formation of a trench insulating film which is thicker at the trench lower end than at the trench upper end
US6252277B1 (en) * 1999-09-09 2001-06-26 Chartered Semiconductor Manufacturing Ltd. Embedded polysilicon gate MOSFET
JP2001345444A (en) * 1999-10-25 2001-12-14 Seiko Instruments Inc Semiconductor device and manufacturing method thereof
US6312993B1 (en) * 2000-02-29 2001-11-06 General Semiconductor, Inc. High speed trench DMOS
GB0010041D0 (en) * 2000-04-26 2000-06-14 Koninkl Philips Electronics Nv Trench semiconductor device manufacture
US6674124B2 (en) * 2001-11-15 2004-01-06 General Semiconductor, Inc. Trench MOSFET having low gate charge

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5442214A (en) * 1994-08-09 1995-08-15 United Microelectronics Corp. VDMOS transistor and manufacturing method therefor
US5637898A (en) * 1995-12-22 1997-06-10 North Carolina State University Vertical field effect transistors having improved breakdown voltage capability and low on-state resistance
US20010028085A1 (en) * 1999-03-01 2001-10-11 Blanchard Richard A. Trench DMOS transistor structure having a low resistance path to a drain contact located on an upper surface
US6274905B1 (en) * 1999-06-30 2001-08-14 Fairchild Semiconductor Corporation Trench structure substantially filled with high-conductivity material

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8076720B2 (en) 2007-09-28 2011-12-13 Semiconductor Components Industries, Llc Trench gate type transistor
US8242557B2 (en) 2007-09-28 2012-08-14 Semiconductor Components Industries, Llc Trench gate type transistor
CN104037229A (en) * 2013-03-05 2014-09-10 美格纳半导体有限公司 Semiconductor Device And Method For Fabricating The Same

Also Published As

Publication number Publication date
TW200300295A (en) 2003-05-16
US6979621B2 (en) 2005-12-27
US20030089946A1 (en) 2003-05-15
AU2002350184A1 (en) 2003-06-10
EP1451877A1 (en) 2004-09-01
KR20040053318A (en) 2004-06-23
US20040150038A1 (en) 2004-08-05
CN1586012A (en) 2005-02-23
CN100392866C (en) 2008-06-04
US6674124B2 (en) 2004-01-06
JP5081367B2 (en) 2012-11-28
JP2005510087A (en) 2005-04-14
EP1451877A4 (en) 2009-06-03
KR100936966B1 (en) 2010-01-14

Similar Documents

Publication Publication Date Title
US6674124B2 (en) Trench MOSFET having low gate charge
US20220131000A1 (en) Shielded gate trench mosfet devices
US6657255B2 (en) Trench DMOS device with improved drain contact
US11380787B2 (en) Shielded gate trench MOSFET integrated with super barrier rectifier having short channel
US9450062B2 (en) Semiconductor device having polysilicon plugs with silicide crystallites
TWI542009B (en) Termination trench for power MOSFET applications and method of making same
EP1314203B1 (en) Trench mosfet with structure having low gate charge
US6462376B1 (en) Power MOS element and method for producing the same
US6849899B2 (en) High speed trench DMOS
US7094640B2 (en) Method of making a trench MOSFET device with improved on-resistance
US6987305B2 (en) Integrated FET and schottky device
US6693011B2 (en) Power MOS element and method for producing the same
US9905685B2 (en) Semiconductor device and trench field plate field effect transistor with a field dielectric including thermally grown and deposited portions
JP2003523089A (en) MOS gate device with alternating conductive zones

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG UZ VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 20028226496

Country of ref document: CN

Ref document number: 1020047007408

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2003546406

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 2002786713

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2002786713

Country of ref document: EP