WO2004008633A2 - A stereo signal processing apparatus - Google Patents

A stereo signal processing apparatus Download PDF

Info

Publication number
WO2004008633A2
WO2004008633A2 PCT/IB2003/003047 IB0303047W WO2004008633A2 WO 2004008633 A2 WO2004008633 A2 WO 2004008633A2 IB 0303047 W IB0303047 W IB 0303047W WO 2004008633 A2 WO2004008633 A2 WO 2004008633A2
Authority
WO
WIPO (PCT)
Prior art keywords
channel signal
sub
signal processing
phase error
processing section
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/IB2003/003047
Other languages
French (fr)
Other versions
WO2004008633A3 (en
Inventor
Björn HEINSEN
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Philips Intellectual Property and Standards GmbH
Koninklijke Philips NV
Original Assignee
Philips Intellectual Property and Standards GmbH
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Intellectual Property and Standards GmbH, Koninklijke Philips Electronics NV filed Critical Philips Intellectual Property and Standards GmbH
Priority to JP2004520999A priority Critical patent/JP4327087B2/en
Priority to DE60330459T priority patent/DE60330459D1/en
Priority to AT03740954T priority patent/ATE451795T1/en
Priority to AU2003281100A priority patent/AU2003281100A1/en
Priority to EP03740954A priority patent/EP1522209B1/en
Priority to US10/520,316 priority patent/US7894609B2/en
Priority to CN038160765A priority patent/CN1666570B/en
Publication of WO2004008633A2 publication Critical patent/WO2004008633A2/en
Publication of WO2004008633A3 publication Critical patent/WO2004008633A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04SSTEREOPHONIC SYSTEMS 
    • H04S1/00Two-channel systems
    • H04S1/007Two-channel systems in which the audio signals are in digital form

Definitions

  • a stereo signal processing apparatus A stereo signal processing apparatus
  • the present invention relates to a stereo signal processing apparatus, in particular for a digital BTSC television decoder, comprising a sub-channel signal processing section which comprises an input for inputting an input sub-channel signal, a DBX expanding means and an output for outputting an output sub-channel signal.
  • a stereo signal processing apparatus in particular for a digital BTSC television decoder, comprising a sub-channel signal processing section which comprises an input for inputting an input sub-channel signal, a DBX expanding means and an output for outputting an output sub-channel signal.
  • Such an apparatus provides a channel separation during stereo transmission of audio signals so as to reconstruct the original L (left) and R (right) audio signals wherein the sub-channel signal is the stereo audio difference signal (L-R) which is processed in addition to a main channel signal which is the sum stereo audio signal (L+R).
  • Such a stereo signal processing apparatus is particularly used in BTSC decoders for television, video tape recorders and other multimedia devices operating under the BTSC television standard.
  • the DBX expanding means is provided for decoding the sub-channel signal which is encoded in accordance with the BTSC multichannel sound system standard including DBX companding.
  • US 5,373,562 A discloses a signal processor for stereo signals wherein an expander circuit is provided for decoding audio signals which were encoded in accordance with the BTSC multichannel sound system standard including DBX companding.
  • a wideband expander circuit is utilized and a DBX expander can be accommodated.
  • the wideband expander circuit is provided with a signal path having an input low pass filter, a stereo difference signal (L-R) demodulator, a second low pass filter, and a voltage controlled amplifier, the gain of which is controlled by a control signal derived from the demodulated difference signal which has been operated on by a bandpass filter and an integrating peak detector.
  • L-R stereo difference signal
  • the output of the voltage controlled amplifier is provided to a de-emphasis network before being fed to a decoder matrix for combining with the sum stereo signal (L+R) for reconstructing the original L and R signals.
  • a DBX expander When a DBX expander is connected, the DBX expander is substituted in place of the de-emphasis network, the voltage controlled amplifier control signal, which provides the wideband expansion, is overridden by a predetermined voltage, the bandpass filtering characterristic of the bandpass filter is disabled, and the input is switched to bypass the input low pass filter.
  • the disablement of the bandpass filter filtering characteristics actuates the switching of the input to bypass the input low pass filter.
  • a stereo signal processing apparatus in particular for a digital BTSC television decoder, comprising a sub-channel signal processing section which comprises an input for inputting an input sub-channel signal, a DBX expanding means and an output for outputting an output sub-channel signal, characterized in that said sub-channel signal processing section further comprises a phase error compensating means for correcting a phase error of said DBX expanding means so that at said output of said sub-channel signal processing section the phase of the output subchannel signal is essentially constant or zero over a predetermined frequency range.
  • the poor channel separation in particular at higher audio frequencies results from a phase error which occurs in the DBX expanding means and increases up to about half of the scanning frequency (0.5 x Fs).
  • the sub-channel signal processing section is provided with a phase error compensating means which results in that the phase is corrected so as to be essentially constant or zero over the interesting frequency range which usually is the audio frequency range. Consequently, by the invention the channel separation during stereo transmission, and, thus, the sound quality can be improved not only for lower, but also for higher audio frequencies.
  • the present invention is very useful for a digital implementation of the stereo signal processing apparatus and in particular of the subchannel signal processing section in BTSC decoder.
  • phase error compensating means is coupled between said input of said sub-channel signal processing section and said DBX expanding means.
  • the DBX expanding means exhibits a phase deviation which is essentially linear over the frequency range and is depending on the amplitude of the input signal.
  • said phase error compensating means comprises a linear level depending phase error correction means.
  • said linear level depending phase error correction means should be controlled in accordance with the amplitude of the sub-channel signal. This results in a very good phase error compensation.
  • said DBX expanding means comprises a spectral expander having a control signal output for outputting a control signal, in particular a root main square (RMS) control signal
  • said linear level depending phase error correction means should be controlled by said control signal.
  • said linear level depending phase error correction means comprises a variable phase delay (VPD) filter, preferably with an extended mixer functionality.
  • VPD variable phase delay
  • said control input of such VPD filter is connected to the control signal output of the DBX expanding means.
  • a VPD filter results in a very good phase error compensation, but therefore a VPD filter with a very high order is needed.
  • an economic VPD filter it is possible to compensate the phase error up to about FS/4, wherein afterwards the phase response of such a VPD filter is losing linearity and turns smoothly to zero.
  • Such an additional fixed phase shift filter can be an all- pass filter and coupled between said input of said sub-channel signal processing section and said VPD filter.
  • the main channel signal processing section comprises a delay means for delaying the main channel signal by a delay time which essentially corresponds to the processing time of said phase error compensating means so as to render both the main channel and sub-channel signals time-parallel to each other.
  • Fig. 1 shows a block diagram of a preferred embodiment of a stereo signal processing system
  • Fig. 2 a graph showing the phase deviation of the DBX expander for different input levels and the phase response of the fixed phase shift filter
  • Fig. 3 a graph showing the overlay of the phase deviation of the
  • the System includes a main channel processing section and a sub-channel processing section.
  • the sub-channel processing section includes a DBX expander with fixed de-emphasis, amplitude and spectral expander.
  • DBX expander is a conventional DBX expander known from the prior art.
  • the system shown in Figure 1 is mainly used for a digital BTSC television decoder.
  • the sub-channel processing section additionally comprises an adaptive phase compensation circuit which is coupled between the sub-channel input and the DBX expander.
  • a problem of a digital DBX implementation is the linear level depending phase error of the variable de-emphasis filter.
  • a linear level depending phase error correction is needed.
  • a VPD (variable phase delay) filter is provided in the adaptive phase compensation circuit since such a VPD filter has a theoretical linear phase response up to half of the scanning frequency (Fs/2).
  • Fs/2 scanning frequency
  • the control input of the VPD filter is connected to a route main square (RMS) control output of the spectral expander. This results in very good phase error compensation, but therefore a VPD filter with a very high order is needed.
  • RMS route main square
  • a second fixed phase shift filter is provided in the adaptive phase compensation circuit and coupled between the sub-channel input and the VPD filter to format the phase error in a way that it fits mostly to the phase response of the used VPD filter.
  • Figure 2 shows the linear phase error of the DBX expander and the phase response of the fixed phase shift filter.
  • Figure 3 it is shown the overlay of the phase deviation of the DBX expander and the fixed phase shift filter response (solid line) together with the phase response of the VDP filter (dotted line) by instance of three input levels.
  • the main channel processing section includes in addition to a fixed de-emphasis circuit a delay circuit for group delay compensation.
  • This additional group delay compensation circuit which is coupled between the main channel input and the fixed de-emphasis circuit is used to compensate the additional group delay caused by the above described phase compensation in the sub-channel processing section.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Physics & Mathematics (AREA)
  • Acoustics & Sound (AREA)
  • Signal Processing (AREA)
  • Stereo-Broadcasting Methods (AREA)

Abstract

Disclosed is a stereo signal processing apparatus, in particular for a digital BTSC television decoder, comprising a sub-channel signal processing section which comprises an input for inputting an input sub-channel signal, a DBX expanding means and an output for outputting an output sub-channel signal. The particularity of the present invention is that said sub-channel signal processing section further comprises a phase error compensating means for correcting a phase error of said DBX expanding means so that at said output of said sub-channel signal processing section the phase of the output sub-channel signal is essentially constant or zero over a predetermined frequency range.

Description

A stereo signal processing apparatus
The present invention relates to a stereo signal processing apparatus, in particular for a digital BTSC television decoder, comprising a sub-channel signal processing section which comprises an input for inputting an input sub-channel signal, a DBX expanding means and an output for outputting an output sub-channel signal. Such an apparatus provides a channel separation during stereo transmission of audio signals so as to reconstruct the original L (left) and R (right) audio signals wherein the sub-channel signal is the stereo audio difference signal (L-R) which is processed in addition to a main channel signal which is the sum stereo audio signal (L+R).
Such a stereo signal processing apparatus is particularly used in BTSC decoders for television, video tape recorders and other multimedia devices operating under the BTSC television standard. The DBX expanding means is provided for decoding the sub-channel signal which is encoded in accordance with the BTSC multichannel sound system standard including DBX companding.
US 5,373,562 A discloses a signal processor for stereo signals wherein an expander circuit is provided for decoding audio signals which were encoded in accordance with the BTSC multichannel sound system standard including DBX companding. A wideband expander circuit is utilized and a DBX expander can be accommodated. The wideband expander circuit is provided with a signal path having an input low pass filter, a stereo difference signal (L-R) demodulator, a second low pass filter, and a voltage controlled amplifier, the gain of which is controlled by a control signal derived from the demodulated difference signal which has been operated on by a bandpass filter and an integrating peak detector. The output of the voltage controlled amplifier is provided to a de-emphasis network before being fed to a decoder matrix for combining with the sum stereo signal (L+R) for reconstructing the original L and R signals. When a DBX expander is connected, the DBX expander is substituted in place of the de-emphasis network, the voltage controlled amplifier control signal, which provides the wideband expansion, is overridden by a predetermined voltage, the bandpass filtering characterristic of the bandpass filter is disabled, and the input is switched to bypass the input low pass filter. The disablement of the bandpass filter filtering characteristics actuates the switching of the input to bypass the input low pass filter.
Similar circuits are described in EP 0 584 718 A2 and EP 1 083 656 A2. However, it has been observed that in the conventional stereo signal processing apparatus the chaimel separation becomes poor for higher audio frequencies. It is an object of the present invention to avoid the above mentioned drawback of the prior art and to provide a stereo signal processing apparatus with an improved construction so that the channel separation is satisfying not only for lower frequencies, but also for higher frequencies. In order to achieve this and further objects, according to the present invention, there is provided a stereo signal processing apparatus, in particular for a digital BTSC television decoder, comprising a sub-channel signal processing section which comprises an input for inputting an input sub-channel signal, a DBX expanding means and an output for outputting an output sub-channel signal, characterized in that said sub-channel signal processing section further comprises a phase error compensating means for correcting a phase error of said DBX expanding means so that at said output of said sub-channel signal processing section the phase of the output subchannel signal is essentially constant or zero over a predetermined frequency range.
Namely, it has been found that the poor channel separation in particular at higher audio frequencies results from a phase error which occurs in the DBX expanding means and increases up to about half of the scanning frequency (0.5 x Fs). In order to reduce or eliminate such phase error, according to the present invention, the sub-channel signal processing section is provided with a phase error compensating means which results in that the phase is corrected so as to be essentially constant or zero over the interesting frequency range which usually is the audio frequency range. Consequently, by the invention the channel separation during stereo transmission, and, thus, the sound quality can be improved not only for lower, but also for higher audio frequencies. In particular, the present invention is very useful for a digital implementation of the stereo signal processing apparatus and in particular of the subchannel signal processing section in BTSC decoder.
Further advantageous embodiments of the invention are defined in the dependent claims.
Preferably, said phase error compensating means is coupled between said input of said sub-channel signal processing section and said DBX expanding means.
In particular, it has been found that the DBX expanding means exhibits a phase deviation which is essentially linear over the frequency range and is depending on the amplitude of the input signal. So, to overcome this, said phase error compensating means comprises a linear level depending phase error correction means. To implement the level dependency, said linear level depending phase error correction means should be controlled in accordance with the amplitude of the sub-channel signal. This results in a very good phase error compensation. In case said DBX expanding means comprises a spectral expander having a control signal output for outputting a control signal, in particular a root main square (RMS) control signal, said linear level depending phase error correction means should be controlled by said control signal.
In a still further preferred embodiment, said linear level depending phase error correction means comprises a variable phase delay (VPD) filter, preferably with an extended mixer functionality. Namely, it has been found that such a filter has a phase response which can be essentially linear up to 0.5 x Fs. Preferably, the control input of such VPD filter is connected to the control signal output of the DBX expanding means.
As mentioned above, the provision of a VPD filter results in a very good phase error compensation, but therefore a VPD filter with a very high order is needed. However, with an economic VPD filter it is possible to compensate the phase error up to about FS/4, wherein afterwards the phase response of such a VPD filter is losing linearity and turns smoothly to zero. If the provision of such an economic VPD filter is wanted without increasing the filter order, it is suggested to additionally provide a fixed phase shift filter for formatting the phase error in a way that it fits mostly to the phase response of such a VPD filter. Such an additional fixed phase shift filter can be an all- pass filter and coupled between said input of said sub-channel signal processing section and said VPD filter. Finally, in a still further preferred embodiment of the present invention, the main channel signal processing section comprises a delay means for delaying the main channel signal by a delay time which essentially corresponds to the processing time of said phase error compensating means so as to render both the main channel and sub-channel signals time-parallel to each other.
In the following, the present invention will be described in greater detail based on a preferred embodiment with reference to the accompanying drawings in which
Fig. 1 shows a block diagram of a preferred embodiment of a stereo signal processing system; Fig. 2 a graph showing the phase deviation of the DBX expander for different input levels and the phase response of the fixed phase shift filter; and
Fig. 3 a graph showing the overlay of the phase deviation of the
DBX expander and the fixed phase shift filter response in solid lines and the phase response of the VPD filter in dotted lines.
An implementation of the stereo signal processing system is shown as block diagram in Figure 1. The System includes a main channel processing section and a sub-channel processing section. The sub-channel processing section includes a DBX expander with fixed de-emphasis, amplitude and spectral expander. Such DBX expander is a conventional DBX expander known from the prior art. The system shown in Figure 1 is mainly used for a digital BTSC television decoder.
As further shown in Figure 1, the sub-channel processing section additionally comprises an adaptive phase compensation circuit which is coupled between the sub-channel input and the DBX expander.
Namely, a problem of a digital DBX implementation is the linear level depending phase error of the variable de-emphasis filter. To overcome this, a linear level depending phase error correction is needed. For this issue a VPD (variable phase delay) filter is provided in the adaptive phase compensation circuit since such a VPD filter has a theoretical linear phase response up to half of the scanning frequency (Fs/2). To implement the level dependency the control input of the VPD filter is connected to a route main square (RMS) control output of the spectral expander. This results in very good phase error compensation, but therefore a VPD filter with a very high order is needed.
With an economic VPD filter it is possible to compensate the phase error up to FS/4. Afterwards the phase response of the VPD filter is loosing linearity and turns smoothly to zero. To overcome this without increasing the filter order of the VPD filter, a second fixed phase shift filter is provided in the adaptive phase compensation circuit and coupled between the sub-channel input and the VPD filter to format the phase error in a way that it fits mostly to the phase response of the used VPD filter. Figure 2 shows the linear phase error of the DBX expander and the phase response of the fixed phase shift filter. In Figure 3, it is shown the overlay of the phase deviation of the DBX expander and the fixed phase shift filter response (solid line) together with the phase response of the VDP filter (dotted line) by instance of three input levels. It can be seen that the sum of the phase response of the DBX expander plus the phase response of the fixed phase shift filter almost fits to the phase response of the VDP filter up to Fs/2. Therefore it is possible to compensate the DBX expander phase error with an economic VPD filter by creating a difference between the sum of the phase response of the DBX expander plus the phase response of the fixed phase shift filter and the phase response of the VPD filter so as to obtain a phase error of about zero up to almost Fs/2.
As further shown in Figure 1, the main channel processing section includes in addition to a fixed de-emphasis circuit a delay circuit for group delay compensation. This additional group delay compensation circuit which is coupled between the main channel input and the fixed de-emphasis circuit is used to compensate the additional group delay caused by the above described phase compensation in the sub-channel processing section. Although the invention is described above with reference to an example shown in the attached drawings, it is apparent that the invention is not restricted to it, but can vary in many ways within the scope disclosed in the attached claims.

Claims

CLAIMS:
1. A stereo signal processing apparatus, in particular for a digital BTSC television decoder, comprising a sub-channel signal processing section which comprises an input for inputting an input sub-channel signal, a DBX expanding means and an output for outputting an output sub-channel signal, characterized in that said sub-channel signal processing section further comprises a phase error compensating means for correcting a phase error of said DBX expanding means so that at said output of said sub-channel signal processing section the phase of the output sub-channel signal is essentially constant or zero over a predetermined frequency range.
2. The apparatus according to claim 1, characterized in that said phase error compensating means is coupled between said input of said sub-channel signal processing section and said DBX expanding means.
3. The apparatus according to claim 1 or 2, characterized in that said phase error compensating means comprises a linear level depending phase error correction means.
4. The apparatus according to claim 3, characterized in that said linear level depending phase error correction means is controlled in accordance with the amplitude of the sub-channel signal.
5. The apparatus according to claim 3 or 4, wherein said DBX expanding means comprises a spectral expander having a control signal output for outputting a control signal, in particular a route main square (RMS) control signal, characterized in that said linear level depending phase error correction means is controlled by said control signal.
6. The apparatus according to at least any one of the claims 3 to 5, characterized in that said linear level depending phase error correction means comprises a variable phase delay filter, preferably with an extended mixer functionality.
7. The apparatus according to the claims 5 and 6, characterized in that said variable phase delay filter comprises a control input which is connected to said control signal output.
8. The apparatus according to claim 6 or 7, characterized in that said phase error compensating means further comprises a fixed phase shift filter.
9. The apparatus according to claim 8, characterized in that said fixed phase shift filter is coupled between said input of said sub-channel signal processing section and said variable phase delay filter.
10. The apparatus according to at least any one of the preceding claims, further comprising a main channel signal processing section, characterized in that said main channel signal processing section comprises a delay means for delaying the main channel signal by a delay time which essentially corresponds to the processing time of said phase error compensating means.
PCT/IB2003/003047 2002-07-10 2003-07-01 A stereo signal processing apparatus Ceased WO2004008633A2 (en)

Priority Applications (7)

Application Number Priority Date Filing Date Title
JP2004520999A JP4327087B2 (en) 2002-07-10 2003-07-01 Stereo signal processor
DE60330459T DE60330459D1 (en) 2002-07-10 2003-07-01 STEREO SIGNAL PROCESSING UNIT
AT03740954T ATE451795T1 (en) 2002-07-10 2003-07-01 STEREO SIGNAL PROCESSING DEVICE
AU2003281100A AU2003281100A1 (en) 2002-07-10 2003-07-01 A stereo signal processing apparatus
EP03740954A EP1522209B1 (en) 2002-07-10 2003-07-01 A stereo signal processing apparatus
US10/520,316 US7894609B2 (en) 2002-07-10 2003-07-01 Stereo signal processing apparatus
CN038160765A CN1666570B (en) 2002-07-10 2003-07-01 Stereo signal processing device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP02015376.3 2002-07-10
EP02015376 2002-07-10

Publications (2)

Publication Number Publication Date
WO2004008633A2 true WO2004008633A2 (en) 2004-01-22
WO2004008633A3 WO2004008633A3 (en) 2004-04-22

Family

ID=30011070

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2003/003047 Ceased WO2004008633A2 (en) 2002-07-10 2003-07-01 A stereo signal processing apparatus

Country Status (8)

Country Link
US (1) US7894609B2 (en)
EP (1) EP1522209B1 (en)
JP (1) JP4327087B2 (en)
CN (1) CN1666570B (en)
AT (1) ATE451795T1 (en)
AU (1) AU2003281100A1 (en)
DE (1) DE60330459D1 (en)
WO (1) WO2004008633A2 (en)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7720237B2 (en) * 2004-09-07 2010-05-18 Audyssey Laboratories, Inc. Phase equalization for multi-channel loudspeaker-room responses
US9699558B2 (en) 2012-12-12 2017-07-04 Apple Inc. Creation of sub-sample delays in digital audio
US9819523B2 (en) * 2016-03-09 2017-11-14 Qualcomm Incorporated Intelligent equalization for a three-transmitter multi-phase system
US12231088B2 (en) 2021-06-18 2025-02-18 Qorvo Us, Inc. Wideband transmission circuit
US12206365B2 (en) 2021-06-18 2025-01-21 Qorvo Us, Inc. Voltage ripple suppression in a transmission circuit
US12199577B2 (en) 2021-06-18 2025-01-14 Qorvo Us, Inc. Envelope tracking voltage correction in a transmission circuit
US12323174B2 (en) * 2021-09-16 2025-06-03 Qorvo Us, Inc. Amplitude-to-phase error correction in a transceiver circuit
US12401332B2 (en) 2021-09-16 2025-08-26 Qorvo Us, Inc. Phase and amplitude error correction in a transmission circuit
US12284003B2 (en) 2021-09-16 2025-04-22 Qorvo Us, Inc. Phase and amplitude error correction in a transmission circuit
WO2023141443A1 (en) 2022-01-18 2023-07-27 Qorvo Us, Inc. Linearized front-end operation using information from baseband circuit
US12273081B2 (en) 2022-01-27 2025-04-08 Qorvo Us, Inc. Voltage ripple reduction in a power management circuit
US12549138B1 (en) 2022-04-12 2026-02-10 Qorvo Us, Inc. Bandwidth adaptation in a transmission circuit
US12489402B2 (en) 2022-05-31 2025-12-02 Qorvo Us, Inc. Voltage ripple reduction in a power management circuit
US12381525B2 (en) 2022-06-28 2025-08-05 Qorvo Us, Inc. Amplifier system
US12456957B2 (en) 2023-01-20 2025-10-28 Qorvo Us, Inc. Amplitude and phase error correction in a wireless communication circuit

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0584718A1 (en) 1992-08-28 1994-03-02 Thomson Consumer Electronics, Inc. Switched signal processing circuit
US5373562A (en) 1992-08-28 1994-12-13 Thomson Consumer Electronics, Inc. Signal processor for sterophonic signals

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3778602A (en) * 1970-10-30 1973-12-11 King Radio Corp Area navigation computer and solid state filter
JPS581372B2 (en) 1972-07-11 1983-01-11 チヨウオンパコウギヨウ カブシキガイシヤ Choyo Onpaon Sokuteisouchi
JPS49134302A (en) 1973-04-25 1974-12-24
US4533951A (en) * 1982-09-27 1985-08-06 Rca Corporation System for generating and displaying a compatible high definition television signal by progressive scanning
US4533960A (en) * 1982-09-09 1985-08-06 General Electric Company System for encoding and decoding video signals
US4654707A (en) 1985-04-08 1987-03-31 Zenith Electronics Corporation Method and apparatus for volume control of a BTSC multi-channel sound signal
JP2629739B2 (en) 1987-09-30 1997-07-16 松下電器産業株式会社 Audio signal attenuator
US4910778A (en) * 1987-10-16 1990-03-20 Barton Geoffrey J Signal enhancement processor for stereo system
KR920009727B1 (en) 1989-02-27 1992-10-22 삼성전자 주식회사 Auto Phase Compensator for High-Definition TVs
US5091957A (en) * 1990-04-18 1992-02-25 Thomson Consumer Electronics, Inc. Wideband expander for stereo and SAP signals
US5241687A (en) * 1991-02-14 1993-08-31 Bose Corporation Phase controlling phase of local subcarrier signal to correspond to transmitted pilot signal
US5224170A (en) * 1991-04-15 1993-06-29 Hewlett-Packard Company Time domain compensation for transducer mismatch
JP3089104B2 (en) * 1992-06-19 2000-09-18 株式会社日立製作所 Moving average filter and A / D converter using the same
JPH07311585A (en) 1994-05-17 1995-11-28 Sony Corp Vocal cancellation circuit
US8908872B2 (en) * 1996-06-07 2014-12-09 That Corporation BTSC encoder
US6037993A (en) * 1997-03-17 2000-03-14 Antec Corporation Digital BTSC compander system
DE19721487A1 (en) * 1997-05-23 1998-11-26 Thomson Brandt Gmbh Method and device for concealing errors in multi-channel sound signals
WO2002065815A2 (en) 2001-02-09 2002-08-22 Thx Ltd Sound system and method of sound reproduction
FR2820820B1 (en) * 2001-02-15 2004-04-16 Commissariat Energie Atomique DEVICE FOR CALIBRATING A PRESSURE SENSOR, IN PARTICULAR AN INFRASON PRESSURE SENSOR

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0584718A1 (en) 1992-08-28 1994-03-02 Thomson Consumer Electronics, Inc. Switched signal processing circuit
US5373562A (en) 1992-08-28 1994-12-13 Thomson Consumer Electronics, Inc. Signal processor for sterophonic signals
EP1083656A2 (en) 1992-08-28 2001-03-14 Thomson Consumer Electronics, Inc. Switched signal processing circuit

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
HORL ET AL.: "BTSC Stereo Decoder/Audio processor with automatic alignments", DIGEST OF TECHNICAL PAPERS OF THE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE) ROSEMONT, 21 June 1994 (1994-06-21), pages 238 - 239, XP000504034

Also Published As

Publication number Publication date
WO2004008633A3 (en) 2004-04-22
EP1522209B1 (en) 2009-12-09
CN1666570B (en) 2010-05-12
US20050254659A1 (en) 2005-11-17
EP1522209A2 (en) 2005-04-13
JP2005532762A (en) 2005-10-27
AU2003281100A8 (en) 2004-02-02
AU2003281100A1 (en) 2004-02-02
US7894609B2 (en) 2011-02-22
JP4327087B2 (en) 2009-09-09
DE60330459D1 (en) 2010-01-21
CN1666570A (en) 2005-09-07
ATE451795T1 (en) 2009-12-15

Similar Documents

Publication Publication Date Title
US7894609B2 (en) Stereo signal processing apparatus
US7079657B2 (en) System and method of performing digital multi-channel audio signal decoding
US6259482B1 (en) Digital BTSC compander system
US5067157A (en) Noise reduction apparatus in an FM stereo tuner
US20020167423A1 (en) Method and circuit for decoding an analog audio signal using the BTSC standard
EP0664661B1 (en) Signal combining circuit for stereophonic audio reproduction system using cross feeding
US6037993A (en) Digital BTSC compander system
CA2034452C (en) Wideband expander for stereo and sap signals
JP5032976B2 (en) Configurable filter for processing TV audio signals
JP3431959B2 (en) Audio signal processing equipment
US7277860B2 (en) Mechanism for using clamping and offset techniques to adjust the spectral and wideband gains in the feedback loops of a BTSC encoder
US7515889B2 (en) Scaling adjustment using pilot signal
JP4471472B2 (en) Noise removal device
US4691234A (en) Noise reduction circuit for television multi-channel sound
EP0519465B1 (en) Satellite television broadcasting receiver
US4654707A (en) Method and apparatus for volume control of a BTSC multi-channel sound signal
KR0119507Y1 (en) Noise reduction circuit
JPH0787390B2 (en) Noise reduction device for FM stereo tuner
EP1339230A2 (en) Audio signal scaling adjustment using pilot signal
JPH02206230A (en) Noise reduction device for fm stereo tuner
JPH0193968A (en) Television broadcast receiver audio circuit
JPH0560098U (en) Audio signal processor
HK1013391B (en) Signal combining circuit for stereophonic audio reproduction system using cross feeding
JPH03192926A (en) Pcm sound receiver
JPS63194437A (en) Quasi stereo circuit

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2003740954

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 10520316

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 20038160765

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 2004520999

Country of ref document: JP

WWP Wipo information: published in national office

Ref document number: 2003740954

Country of ref document: EP