WO2004013758A2 - Flexible interface for universal bus test instrument - Google Patents
Flexible interface for universal bus test instrument Download PDFInfo
- Publication number
- WO2004013758A2 WO2004013758A2 PCT/US2003/022288 US0322288W WO2004013758A2 WO 2004013758 A2 WO2004013758 A2 WO 2004013758A2 US 0322288 W US0322288 W US 0322288W WO 2004013758 A2 WO2004013758 A2 WO 2004013758A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- ended
- input
- output
- signal
- flexible interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
- G06F13/4072—Drivers or receivers
- G06F13/4077—Precharging or discharging
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
Definitions
- This invention relates generally to equipment for testing electronic devices and busses, and, more particularly, to test equipment that is adaptable for testing devices and digital busses covering a wide range of bus interface specifications.
- the military and the commercial sector commonly employ digital busses for controlling electronic systems. Different types of busses are used in different applications. For instance, commercial aircraft commonly use ARTNC 429 busses for avionics systems, while the military commonly uses MIL-STD-1553 busses for controlling aircraft and weapons systems. The commercial sector commonly uses RS- 232 busses for computer applications. In addition, military and commercial entities often develop custom busses, with proprietary interface specifications and protocols, for enabling communication among different elements of in-house systems. Manufacturers of devices for digital busses often use automatic test equipment
- ATE to verify device performance.
- this test equipment is designed specifically for a particular bus type. For instance, specialized ARLNC 429 instruments are employed for testing ARTNC 429 devices, whereas specialized MIL-STD-1553 instruments are used for testing 1553 devices.
- Manufacturers of proprietary busses often develop custom test equipment for testing their custom bus devices. Alternatively, they may adapt general-purpose digital test equipment to suit their particular testing needs.
- the specialization in bus test equipment is attributable in part to the fact that interface specifications for different bus types vary widely. Different busses can operate at different frequencies, edge speeds, and/or voltage levels. Busses can be unidirectional or bidirectional, single-ended or differential. Some busses provide handshaking and/or clock lines; some do not.
- a flexible interface for testing devices for digital busses includes transmit lines and receive lines.
- a transmitting circuit is adaptable for transmitting both single-ended and differential signals over the transmit lines, and at least one receiving circuit is adaptable for receiving both single-ended and differential signals.
- the interface supports both unidirectional and bidirectional communication.
- Fig. 1 is a simplified schematic of a flexible interface circuit for testing a wide range of digital busses and devices according to the invention
- Fig. 2 is a more detailed schematic of a transmit circuit shown in Fig. 1;
- Fig. 3 is a more detailed schematic of a receive circuit as shown in Fig. 1;
- Fig. 4 is a flowchart showing a process for operating the flexible interface of Fig. l.
- Fig. 5 is a simplified schematic of an alternative embodiment of the flexible interface circuit according to the invention.
- Fig. 1 shows a first illustrative embodiment 100 of a flexible interface for testing digital busses according to the invention.
- the interface has first and second transmit lines, TX0 and TX1, and first and second receive lines, RX0 and RX1, for communicating with a device under test (DUT).
- First and second transmitters 110 and 112 respectively provide output signals to TX0 and TX1.
- a receiver circuit 114 includes first and second single-ended receivers 116 and 118 and a differential receiver 120.
- the single-ended receivers 116 and 118 each have an input, and the inputs are connectable, preferably as a pair, either to TX0 and TX1 , or to RX0 and RX1 , respectively.
- the differential receiver 120 has first and second inputs respectively coupled to the inputs of the first and second single-ended receivers 116 and 118, and generates an output signal proportional to the differential voltage between these inputs.
- the transmitters and receivers are configured via a control/logic section 122, which also receives the outputs of the receivers 116, 118, and 120.
- Fig. 2 shows a more detailed view of one of the transmitters 110/112.
- Each transmitter preferably includes a swing generator 210, such as a digital-to-analog converter (DAC), which receives data indicative of a desired transmitter output voltage.
- the swing generator 210 may also be implemented by switching reference voltages using bus switches or similar devices. Preferably, the swing generator can produce at least three different voltage levels, although this is not required.
- the output of the swing generator 210 is coupled to a slew rate adjusting circuit 212, and the output of the slew rate adjusting circuit is coupled to a low gain driver 214.
- the low gain driver 214 is preferably tri-statable (i.e., its output can be placed in a high impedance state), under the control of a control signal (ENABLE).
- An example of a suitable driver is disclosed in U.S. Patent Application Number 10/113,179, entitled “DRIVER CIRCUIT EMPLOYING HIGH-SPEED TRI-STATE FOR AUTOMATIC TEST EQUIPMENT," which is hereby incorporated by reference in its entirety.
- An impedance 216 is preferably coupled in series with the output of the driver 214 for providing a series termination. In the preferred embodiment, the impedance 216 is selectable with values of 3-ohms, 50- ohms, 75-ohms, and 100-ohms. Other impedances can be used; however, the above values are believed to accommodate the requirements of most digital busses.
- the swing generator 210 is programmed with a new value that produces an output step having high slew rate.
- the slew rate adjust circuit 212 slows the slew rate (preferably programmably) to produce an output signal having a desired slew rate.
- the low gain driver 214 preferably provides both voltage and current gain and drives the boosted signal via the selectable impedance 216.
- Fig. 3 shows a more detailed view of the receiver 114 of Fig. 1.
- Lines RX0/TX0 and RX1/TX1 are respectively coupled to inputs of single-ended comparators 322 and 326.
- These comparators 322 and 326 are preferably window comparators, i.e., they compare their inputs with first and second reference values (HO, L0 and HI, LI) to generate 2-bit output signals indicative of the relative levels of the input signals and the references.
- Lines RX0/TX0 and RX1/TX1 are also coupled to inputs of the differential comparator 120.
- the differential comparator includes an analog differential amplifier 320 and a third comparator 324.
- the amplifier preferably has a low gain and produces an output signal proportional to a difference between the signal levels at is inputs.
- the third comparator 324 is preferably also a window comparator, which produces a 2-bit output indicative of the relative level of its input and its references, HD and LD.
- the differential amplifier thus allows the voltage difference between its input signals to be compared with threshold levels, independently of the common-mode voltage of its input signals.
- the outputs of the window comparators 322, 324, and 326 are preferably provided to the control/logic section 122.
- the control/logic section preferably includes digital sampling circuitry for sampling the outputs of comparators 322, 324, and 326 at predetermined instants in time, and circuitry for storing and reporting results.
- the comparators 322, 324, and 326 are preferably window comparators, other types of comparators can alternatively be used, for providing any number of bits of output data indicative of the respective input voltages.
- the receiver 114 preferably also includes termination impedances, such as impedances 312 and 314. These impedances are preferably connectable via switches 311 and 313, respectively, and are selectable with values of 25-ohms, 37.5-ohms, 50-ohms, 75-ohms, and 100-ohms, for accommodating a wide range of bus types.
- a switch 310 selectively connects a programmable reference level, VCOM, to a node at the junction of the impedances 312 and 314. When the switch 310 is open, the inputs to the receiver 114 are terminated with respect to each other. When the switch 310 is closed, the inputs are each individually terminated to VCOM.
- a simple resistive load could be supplied for terminating signals relative to VCOM, ground, or some other DC voltage.
- Fig. 4 shows a process employed by the control/logic section 122 for configuring the flexible interface 100 to suit the requirements of any of a wide range of bus types.
- the steps shown in Fig. 4 appear in a particular sequence, it should be understood that the order of the steps is not critical and can be varied within the scope of the invention. For instance, the steps can be executed in a different order, and some or all of the steps maybe executed simultaneously.
- the control/logic section 122 reads a series of flags.
- the flags indicate the signals from a DUT that support single-ended communication and those that support differential communication.
- the flags also indicate the signals that support unidirectional communication and those that support bidirectional communication.
- the control/logic section 122 configures single-ended transmitters for driving differential signals (step 412). This step generally entails preparing to program the swing generators 210 associated with the two transmitters 110 and 112 so that they vary in opposition with each other, i.e., to values that change with a 180-degree phase relationship.
- the control/logic section prepares to respond to the output of the differential comparator 120 (step 416), rather than to the outputs of the single-ended comparators 116 and 118, closes switches 111 and 113, and opens the switch 310, for terminating the receive lines to each other.
- the transmitter(s) are configured for single-ended drive and/or the receiver(s) are set for single-ended receive.
- the switch 310 is closed, to terminate the receive lines to VCOM. Switches 111 and 113 can be left open if no termination is desired.
- the control/logic section 122 configures the interface 100 for bidirectional communication (step 416). In the embodiment 100, this involves configuring one or both switches 124 and 126 to couple the inputs of the receiver 114 to the transmit lines, TX0 and TX1. Operation requires that one input be coupled to a transmit line for single-ended communication, but that both inputs be coupled to the transmit lines for differential communication. If the signal supports unidirectional communication, the control/logic section 122 configures the interface 100 for unidirectional communication. In the embodiment 100, this involves configuring one or both switches 124 and 126 to couple the inputs of the receiver 114 to the receive lines, RX0 and RX1.
- Operation requires that one input be coupled to a receive line for single-ended communication, but that both inputs be coupled to the receive lines for differential communication.
- the voltages for the swing generators 210 are programmed, as well as the transmit slew rate, VCOM (if necessary), and the threshold values for the receivers 114. Termination impedances are selected (step 422) for both transmitters and receivers.
- control lines such as handshaking lines, clock lines, and the like, in addition to data lines.
- the interface 100 can preferably accommodate these special purpose signals.
- Data and/or control lines can be sent to a DUT via TX0 and/or TX1, and can be received from the DUT via RX0 and/or RX1.
- data and or control lines can be transmitted and received via TX0 and/or TX1.
- the flexible interface forms part of a signal interface for a bus test instrument, which is adaptable for testing a wide variety of bus types and digital signals.
- the bus test instrument is preferably a module that plugs into a card cage, such as a VXI card cage, of an automatic test system.
- the bus test instrument is controllable via software, such as test programs that run on a host computer.
- the flexible interface is not limited to use with an instrument in a test system, however. It can also be used in other test circuits or other circuits that interface with one or more types of busses or digital signals.
- the preferred embodiment of the invention primarily focuses on testing serial busses. Multiple copies of the interface 100 are preferably used for accommodating the numerous signals that different serial busses may require. Some serial busses require multiple bits of data, and some require multiple control lines: We have discovered that three copies of the interface 100 are generally adequate for testmg most types of serial devices. These different copies can be operated together, for testing busses that require greater than two transmit lines and/or greater than two receive lines. In the preferred embodiment, four different groups of three interfaces each are provided for testing multiple devices.
- each group of interface circuits is preferably provided on a single I/O connector for facilitating connection to a single bus device, hi the preferred embodiment, each group of three interfaces 100 is provided on a single 26-pin D-Sub connector, and the bus test instrument includes four such connectors at its front panel.
- a benefit of the interface 100 is that it accommodates a wide range of busses while requiring little connector space. This makes more connector space available for other interfaces of the same type, or for other instruments in a test system.
- the interface also requires little circuit board space, which frees up space for providing other functionality.
- FIG. 5 shows an alternative embodiment 500 of the flexible interface.
- the interface 500 has the same number of I/O connections as the interface 100. It differs, however, in that it provides two receiver circuits, one for bidirectional communication (514) and one for unidirectional communication (524).
- the embodiment 500 thus eliminates the switches 124 and 126 while preserving the functionality of the interface 100.
- the three copies of the flexible interface may be identical, but this is not required.
- one or more copies may be dedicated to sending and/or receiving handshaking signals.
- This copy may include simpler circuitry with less flexibility than other copies, thereby enabling a cost savings without severely impacting effectiveness.
- the description provided herein refers primarily to serial bus applications (MIL-STD-1553, ARTNC 429, RS-232), the flexible interface and methods described herein are also applicable for use with parallel busses or other digital signals.
- serial bus applications MIL-STD-1553, ARTNC 429, RS-232
- the flexible interface and methods described herein are also applicable for use with parallel busses or other digital signals.
- greater than three copies of the flexible interface may be used to accommodate greater numbers of data bits simultaneously, and I/O connectors having greater numbers of terminals may be used.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Dc Digital Transmission (AREA)
- Arrangements For Transmission Of Measured Signals (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Information Transfer Systems (AREA)
- Small-Scale Networks (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
Description
Claims
Priority Applications (8)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| BR0313361-3A BR0313361A (en) | 2002-08-01 | 2003-07-17 | Flexible interface for universal bus testing equipment |
| AU2003259142A AU2003259142A1 (en) | 2002-08-01 | 2003-07-17 | Flexible interface for universal bus test instrument |
| DE60323504T DE60323504D1 (en) | 2002-08-01 | 2003-07-17 | FLEXIBLE INTERFACE FOR A UNIVERSAL BUS TEST INSTRUMENT |
| CA002494082A CA2494082A1 (en) | 2002-08-01 | 2003-07-17 | Flexible interface for universal bus test instrument |
| JP2004526118A JP4121498B2 (en) | 2002-08-01 | 2003-07-17 | Flexible interface for universal bus inspection equipment |
| IL16660403A IL166604A0 (en) | 2002-08-01 | 2003-07-17 | Flexible interface for universal bus test instrument |
| EP03766872A EP1525532B1 (en) | 2002-08-01 | 2003-07-17 | Flexible interface for universal bus test instrument |
| IL166604A IL166604A (en) | 2002-08-01 | 2005-01-31 | Flexible interface for universal bus test instrument |
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US40044402P | 2002-08-01 | 2002-08-01 | |
| US60/400,444 | 2002-08-01 | ||
| US10/317,310 | 2002-12-12 | ||
| US10/317,310 US6894505B2 (en) | 2002-08-01 | 2002-12-12 | Flexible interface for universal bus test instrument |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| WO2004013758A2 true WO2004013758A2 (en) | 2004-02-12 |
| WO2004013758A3 WO2004013758A3 (en) | 2004-06-03 |
Family
ID=31498178
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2003/022288 Ceased WO2004013758A2 (en) | 2002-08-01 | 2003-07-17 | Flexible interface for universal bus test instrument |
Country Status (13)
| Country | Link |
|---|---|
| US (2) | US6894505B2 (en) |
| EP (1) | EP1525532B1 (en) |
| JP (1) | JP4121498B2 (en) |
| KR (1) | KR100815993B1 (en) |
| CN (1) | CN100568208C (en) |
| AU (1) | AU2003259142A1 (en) |
| BR (1) | BR0313361A (en) |
| CA (1) | CA2494082A1 (en) |
| DE (1) | DE60323504D1 (en) |
| IL (2) | IL166604A0 (en) |
| MY (1) | MY125841A (en) |
| TW (1) | TWI276824B (en) |
| WO (1) | WO2004013758A2 (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2008065515A3 (en) * | 2006-11-28 | 2008-11-06 | Nokia Corp | Control method for fast and slow data transmission for serial interface |
| CN105785833A (en) * | 2014-12-17 | 2016-07-20 | 中车大连电力牵引研发中心有限公司 | Bus analysis apparatus and system for railway vehicles |
| DE202016105593U1 (en) | 2016-10-07 | 2016-11-03 | Dspace Digital Signal Processing And Control Engineering Gmbh | Module for receiving asymmetrical and symmetrical signals |
Families Citing this family (41)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7702293B2 (en) * | 2001-11-02 | 2010-04-20 | Nokia Corporation | Multi-mode I/O circuitry supporting low interference signaling schemes for high speed digital interfaces |
| US7801702B2 (en) * | 2004-02-12 | 2010-09-21 | Lockheed Martin Corporation | Enhanced diagnostic fault detection and isolation |
| US20050223288A1 (en) * | 2004-02-12 | 2005-10-06 | Lockheed Martin Corporation | Diagnostic fault detection and isolation |
| US20060120181A1 (en) * | 2004-10-05 | 2006-06-08 | Lockheed Martin Corp. | Fault detection and isolation with analysis of built-in-test results |
| US20060085692A1 (en) * | 2004-10-06 | 2006-04-20 | Lockheed Martin Corp. | Bus fault detection and isolation |
| US7243176B2 (en) * | 2004-11-05 | 2007-07-10 | Intel Corporation | Method and apparatus for power efficient and scalable memory interface |
| US20080052281A1 (en) * | 2006-08-23 | 2008-02-28 | Lockheed Martin Corporation | Database insertion and retrieval system and method |
| US7395479B2 (en) * | 2004-12-30 | 2008-07-01 | Teradyne, Inc. | Over-voltage test for automatic test equipment |
| US7427025B2 (en) * | 2005-07-08 | 2008-09-23 | Lockheed Marlin Corp. | Automated postal voting system and method |
| US7279908B2 (en) * | 2005-12-06 | 2007-10-09 | Honeywell International Inc. | Dynamically switched line and fault detection for differential signaling systems |
| KR101338848B1 (en) * | 2006-02-01 | 2013-12-06 | 지이 애비에이션 시스템즈 엘엘씨 | System and method for making busses limited to a linear topology extensible to other topologies |
| US7765356B2 (en) * | 2006-04-11 | 2010-07-27 | Raytheon Company | System for modifying data in a bus buffer |
| JP4886435B2 (en) * | 2006-09-05 | 2012-02-29 | 株式会社東芝 | Automatic adjustment circuit for differential signal amplitude |
| KR20080089867A (en) * | 2007-04-02 | 2008-10-08 | 삼성에스디아이 주식회사 | Differential signal transmission system and flat panel display device having same |
| KR100846967B1 (en) * | 2007-04-02 | 2008-07-17 | 삼성에스디아이 주식회사 | Differential signal transmission system and flat panel display device having same |
| US7684904B2 (en) * | 2007-06-27 | 2010-03-23 | Arinc Incorporated | Systems and methods for communication, navigation, surveillance and sensor system integration in a vehicle |
| US8745337B2 (en) * | 2007-12-31 | 2014-06-03 | Teradyne, Inc. | Apparatus and method for controlling memory overrun |
| JP2011019189A (en) * | 2009-07-10 | 2011-01-27 | Fujitsu Semiconductor Ltd | Semiconductor integrated circuit |
| US8736283B2 (en) * | 2010-03-04 | 2014-05-27 | Franklin Sensors Inc. | Advanced obscured feature detector |
| US8593163B2 (en) * | 2010-03-04 | 2013-11-26 | Franklin Sensors, Inc. | Surface-conforming obscured feature detector |
| CN101833063B (en) * | 2010-04-26 | 2012-07-04 | 广州市广晟微电子有限公司 | Method and device for testing SPI (Serial Peripheral Interface) control chip |
| US8581600B2 (en) * | 2010-12-14 | 2013-11-12 | Hewlett-Packard Development Company, L.P. | Electrical connectivity test apparatus and methods |
| JP5659799B2 (en) * | 2011-01-06 | 2015-01-28 | 富士ゼロックス株式会社 | Transmission / reception device and signal transmission device |
| CN102288896A (en) * | 2011-05-17 | 2011-12-21 | 上海华岭集成电路技术股份有限公司 | Method for testing port characteristics of high-speed communication bus chip |
| US9946679B2 (en) * | 2011-10-05 | 2018-04-17 | Analog Devices, Inc. | Distributed audio coordination over a two-wire communication bus |
| US10649948B2 (en) * | 2011-10-05 | 2020-05-12 | Analog Devices, Inc. | Two-wire communication systems and applications |
| US8988081B2 (en) | 2011-11-01 | 2015-03-24 | Teradyne, Inc. | Determining propagation delay |
| US8898227B1 (en) * | 2013-05-10 | 2014-11-25 | Owl Computing Technologies, Inc. | NFS storage via multiple one-way data links |
| US9214939B2 (en) * | 2013-12-02 | 2015-12-15 | Texas Instruments Deutschland Gmbh | Adaptive bus termination apparatus and methods |
| CN105425767B (en) * | 2015-11-04 | 2018-05-18 | 中国直升机设计研究所 | A kind of method of the different types to be measured of maintained equipment automatic identification |
| US10404363B2 (en) | 2017-05-01 | 2019-09-03 | Teradyne, Inc. | Optical pin electronics |
| US10715250B2 (en) * | 2017-05-01 | 2020-07-14 | Teradyne, Inc. | Calibrating non-linear data |
| US10404364B2 (en) | 2017-05-01 | 2019-09-03 | Teradyne, Inc. | Switch matrix system |
| US10523316B2 (en) | 2017-05-01 | 2019-12-31 | Teradyne, Inc. | Parametric information control |
| US10564219B2 (en) | 2017-07-27 | 2020-02-18 | Teradyne, Inc. | Time-aligning communication channels |
| CN108845244B (en) * | 2018-06-28 | 2024-06-11 | 北京汉能光伏投资有限公司 | A circuit detection method and device |
| US11408927B2 (en) | 2019-06-18 | 2022-08-09 | Teradyne, Inc. | Functional testing with inline parametric testing |
| US11159248B2 (en) | 2019-12-18 | 2021-10-26 | Teradyne, Inc. | Optical receiving device |
| CN111114826B (en) * | 2019-12-27 | 2023-03-14 | 中国航空工业集团公司沈阳飞机设计研究所 | Detection device for onboard control circuit of distributed fire control system |
| US11899056B2 (en) | 2022-03-04 | 2024-02-13 | Teradyne, Inc. | Communicating using contactless coupling |
| US12504459B2 (en) * | 2023-11-30 | 2025-12-23 | Teradyne, Inc. | Injecting vibrations to detect a fault in a transmission line |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5333194A (en) * | 1990-10-15 | 1994-07-26 | Glenayre Electronics, Inc. | Autoequalizing bidirectional-to-unidirectional hybrid network |
| US5715409A (en) * | 1993-05-24 | 1998-02-03 | I-Tech Corporation | Universal SCSI electrical interface system |
| US5929655A (en) * | 1997-03-25 | 1999-07-27 | Adaptec, Inc. | Dual-purpose I/O circuit in a combined LINK/PHY integrated circuit |
| US6243776B1 (en) * | 1998-07-13 | 2001-06-05 | International Business Machines Corporation | Selectable differential or single-ended mode bus |
| US6232759B1 (en) * | 1999-10-21 | 2001-05-15 | Credence Systems Corporation | Linear ramping digital-to-analog converter for integrated circuit tester |
| US6563298B1 (en) * | 2000-08-15 | 2003-05-13 | Ltx Corporation | Separating device response signals from composite signals |
| US7017087B2 (en) * | 2000-12-29 | 2006-03-21 | Teradyne, Inc. | Enhanced loopback testing of serial devices |
-
2002
- 2002-12-12 US US10/317,310 patent/US6894505B2/en not_active Expired - Lifetime
-
2003
- 2003-07-17 AU AU2003259142A patent/AU2003259142A1/en not_active Abandoned
- 2003-07-17 JP JP2004526118A patent/JP4121498B2/en not_active Expired - Fee Related
- 2003-07-17 BR BR0313361-3A patent/BR0313361A/en not_active IP Right Cessation
- 2003-07-17 KR KR20057001866A patent/KR100815993B1/en not_active Expired - Fee Related
- 2003-07-17 CA CA002494082A patent/CA2494082A1/en not_active Abandoned
- 2003-07-17 IL IL16660403A patent/IL166604A0/en unknown
- 2003-07-17 WO PCT/US2003/022288 patent/WO2004013758A2/en not_active Ceased
- 2003-07-17 DE DE60323504T patent/DE60323504D1/en not_active Expired - Lifetime
- 2003-07-17 EP EP03766872A patent/EP1525532B1/en not_active Expired - Lifetime
- 2003-07-17 CN CNB038215128A patent/CN100568208C/en not_active Expired - Fee Related
- 2003-07-22 TW TW092119932A patent/TWI276824B/en not_active IP Right Cessation
- 2003-07-30 MY MYPI20032889A patent/MY125841A/en unknown
-
2004
- 2004-11-24 US US10/997,032 patent/US7420375B2/en not_active Expired - Lifetime
-
2005
- 2005-01-31 IL IL166604A patent/IL166604A/en not_active IP Right Cessation
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2008065515A3 (en) * | 2006-11-28 | 2008-11-06 | Nokia Corp | Control method for fast and slow data transmission for serial interface |
| CN105785833A (en) * | 2014-12-17 | 2016-07-20 | 中车大连电力牵引研发中心有限公司 | Bus analysis apparatus and system for railway vehicles |
| DE202016105593U1 (en) | 2016-10-07 | 2016-11-03 | Dspace Digital Signal Processing And Control Engineering Gmbh | Module for receiving asymmetrical and symmetrical signals |
Also Published As
| Publication number | Publication date |
|---|---|
| US20050193275A1 (en) | 2005-09-01 |
| US7420375B2 (en) | 2008-09-02 |
| AU2003259142A8 (en) | 2004-02-23 |
| JP4121498B2 (en) | 2008-07-23 |
| DE60323504D1 (en) | 2008-10-23 |
| CN1682203A (en) | 2005-10-12 |
| CA2494082A1 (en) | 2004-02-12 |
| KR100815993B1 (en) | 2008-03-21 |
| MY125841A (en) | 2006-08-30 |
| IL166604A (en) | 2012-03-29 |
| BR0313361A (en) | 2005-07-12 |
| TWI276824B (en) | 2007-03-21 |
| US6894505B2 (en) | 2005-05-17 |
| IL166604A0 (en) | 2006-01-15 |
| TW200403446A (en) | 2004-03-01 |
| CN100568208C (en) | 2009-12-09 |
| JP2005535035A (en) | 2005-11-17 |
| EP1525532B1 (en) | 2008-09-10 |
| US20040056666A1 (en) | 2004-03-25 |
| KR20050048595A (en) | 2005-05-24 |
| WO2004013758A3 (en) | 2004-06-03 |
| AU2003259142A1 (en) | 2004-02-23 |
| EP1525532A2 (en) | 2005-04-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6894505B2 (en) | Flexible interface for universal bus test instrument | |
| US7733920B1 (en) | Programmable pre-emphasis circuit for serial ATA | |
| US6507225B2 (en) | Current mode driver with variable equalization | |
| US6275077B1 (en) | Method and apparatus for programmable adjustment of bus driver propagation times | |
| US20060132192A1 (en) | High speed analog envelope detector | |
| CN103190114A (en) | Determining a logic state of a device | |
| US20070103205A1 (en) | Simultaneous lvds i/o signaling method and apparatus | |
| EP1204928B1 (en) | Architecture for an input and output device capable of handling various signal characteristics | |
| US12375127B2 (en) | Rejection of end-of-packet dribble in high speed universal serial bus repeaters | |
| US6653893B2 (en) | Voltage margin testing of a transmission line analog signal using a variable offset comparator in a data receiver circuit | |
| JP4344361B2 (en) | Techniques for automatic eye diagram decomposition for testing high-speed serial receivers. | |
| JP3498944B2 (en) | Input buffer circuit with cable detection function | |
| US6463496B1 (en) | Interface for an I2C bus | |
| US6788102B2 (en) | Transmitter with active differential termination | |
| EP0951680B1 (en) | Improved asymmetric current mode driver for differential transmission lines | |
| JPH10170606A (en) | Semiconductor device | |
| US8085008B2 (en) | System for accounting for switch impendances | |
| US7148699B1 (en) | Technique for calibrating electronic devices | |
| CN114564431A (en) | Hybrid transmit side driver and method of using the same | |
| US20040177204A1 (en) | Bus interface with variable resistance coupling |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| WWE | Wipo information: entry into national phase |
Ref document number: 166604 Country of ref document: IL Ref document number: 2494082 Country of ref document: CA Ref document number: 2003766872 Country of ref document: EP |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 2004526118 Country of ref document: JP Ref document number: 1020057001866 Country of ref document: KR |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 20038215128 Country of ref document: CN |
|
| WWP | Wipo information: published in national office |
Ref document number: 2003766872 Country of ref document: EP |
|
| WWP | Wipo information: published in national office |
Ref document number: 1020057001866 Country of ref document: KR |