WO2004034253A3 - Vliw processor with variable, address range dependent issue-width - Google Patents

Vliw processor with variable, address range dependent issue-width Download PDF

Info

Publication number
WO2004034253A3
WO2004034253A3 PCT/IB2003/004327 IB0304327W WO2004034253A3 WO 2004034253 A3 WO2004034253 A3 WO 2004034253A3 IB 0304327 W IB0304327 W IB 0304327W WO 2004034253 A3 WO2004034253 A3 WO 2004034253A3
Authority
WO
WIPO (PCT)
Prior art keywords
instruction
width
execution unit
variable
address range
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/IB2003/004327
Other languages
French (fr)
Other versions
WO2004034253A2 (en
Inventor
Ramanathan Sethuraman
Balakrishnan Srinivasan
Pinto Carlos A Alba
Harm J A M Peters
Llopis Rafael Peset
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Priority to US10/530,495 priority Critical patent/US8364935B2/en
Priority to JP2004542722A priority patent/JP4283226B2/en
Priority to AU2003263548A priority patent/AU2003263548A1/en
Priority to EP03807932A priority patent/EP1554649A2/en
Priority to CN200380101196.3A priority patent/CN1703670B/en
Publication of WO2004034253A2 publication Critical patent/WO2004034253A2/en
Publication of WO2004034253A3 publication Critical patent/WO2004034253A3/en
Anticipated expiration legal-status Critical
Priority to US13/751,324 priority patent/US20130138927A1/en
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/30149—Instruction analysis, e.g. decoding, instruction word fields of variable length instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3853—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution of compound instructions

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)

Abstract

A data processing apparatus has an instruction memory system arranged to output an instruction word addressed by an instruction address. An instruction execution unit, processes a plurality of instructions from the instruction word in parallel. A detection unit, detects in which of a plurality of ranges the instruction address lies. The detection unit is coupled to the instruction execution unit and/or the instruction memory system, to control a way in which the instruction execution unit parallelizes processing of the instructions from the instruction word, dependent on a detected range. In an embodiment the instruction execution unit and/or the instruction memory system adjusts a width of the instruction word that determines a number of instructions from the instruction word that is processed in parallel, dependent on the detected range.
PCT/IB2003/004327 2002-10-11 2003-10-01 Vliw processor with variable, address range dependent issue-width Ceased WO2004034253A2 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
US10/530,495 US8364935B2 (en) 2002-10-11 2003-10-01 Data processing apparatus address range dependent parallelization of instructions
JP2004542722A JP4283226B2 (en) 2002-10-11 2003-10-01 Data processing device that performs instruction parallel processing depending on address range
AU2003263548A AU2003263548A1 (en) 2002-10-11 2003-10-01 Vliw processor with variable, address range dependent issue-width
EP03807932A EP1554649A2 (en) 2002-10-11 2003-10-01 Data processing apparatus address range dependent parallelization of instructions
CN200380101196.3A CN1703670B (en) 2002-10-11 2003-10-01 Data processing apparatus for address range dependent parallelization of instructions
US13/751,324 US20130138927A1 (en) 2002-10-11 2013-01-28 Data processing apparatus address range dependent parallelization of instructions

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP02079219.8 2002-10-11
EP02079219 2002-10-11

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13/751,324 Continuation US20130138927A1 (en) 2002-10-11 2013-01-28 Data processing apparatus address range dependent parallelization of instructions

Publications (2)

Publication Number Publication Date
WO2004034253A2 WO2004034253A2 (en) 2004-04-22
WO2004034253A3 true WO2004034253A3 (en) 2004-10-28

Family

ID=32088027

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2003/004327 Ceased WO2004034253A2 (en) 2002-10-11 2003-10-01 Vliw processor with variable, address range dependent issue-width

Country Status (6)

Country Link
US (2) US8364935B2 (en)
EP (1) EP1554649A2 (en)
JP (1) JP4283226B2 (en)
CN (1) CN1703670B (en)
AU (1) AU2003263548A1 (en)
WO (1) WO2004034253A2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10296464B2 (en) 2016-12-09 2019-05-21 Intel Corporation System, apparatus and method for dynamic profiling in a processor
US10713750B2 (en) 2017-04-01 2020-07-14 Intel Corporation Cache replacement mechanism

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0306920A2 (en) * 1987-09-07 1989-03-15 Nec Corporation Data processor having expanded operating functions
EP0324308A2 (en) * 1988-01-11 1989-07-19 International Business Machines Corporation Method and system for decoding plural incompatible format instructions
US20030065905A1 (en) * 2001-10-01 2003-04-03 Nec Corporation Parallel computation processor, parallel computation control method and program thereof

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2974577B2 (en) * 1994-02-28 1999-11-10 株式会社東芝 Computer system
US5774737A (en) 1995-10-13 1998-06-30 Matsushita Electric Industrial Co., Ltd. Variable word length very long instruction word instruction processor with word length register or instruction number register
US5963739A (en) * 1996-04-26 1999-10-05 Peter V. Homeier Method for verifying the total correctness of a program with mutually recursive procedures
US6026486A (en) * 1996-05-23 2000-02-15 Matsushita Electric Industrial Co., Ltd. General purpose processor having a variable bitwidth
US5941980A (en) * 1996-08-05 1999-08-24 Industrial Technology Research Institute Apparatus and method for parallel decoding of variable-length instructions in a superscalar pipelined data processing system
US5937193A (en) * 1996-11-27 1999-08-10 Vlsi Technology, Inc. Circuit arrangement for translating platform-independent instructions for execution on a hardware platform and method thereof
JP3790607B2 (en) * 1997-06-16 2006-06-28 松下電器産業株式会社 VLIW processor
US6026479A (en) * 1998-04-22 2000-02-15 Hewlett-Packard Company Apparatus and method for efficient switching of CPU mode between regions of high instruction level parallism and low instruction level parallism in computer programs
US6735690B1 (en) * 1999-06-21 2004-05-11 Pts Corporation Specifying different type generalized event and action pair in a processor
WO2000079400A1 (en) * 1999-06-21 2000-12-28 Bops Incorporated Methods and apparatus for generalized event detection and action specification in a processor
FR2812417A1 (en) * 2000-07-27 2002-02-01 St Microelectronics Sa DSP PROCESSOR WITH PARALLEL ARCHITECTURE
US7149878B1 (en) * 2000-10-30 2006-12-12 Mips Technologies, Inc. Changing instruction set architecture mode by comparison of current instruction execution address with boundary address register values
US6845432B2 (en) * 2000-12-28 2005-01-18 Intel Corporation Low power cache architecture
JP2002229779A (en) * 2001-02-02 2002-08-16 Mitsubishi Electric Corp Information processing device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0306920A2 (en) * 1987-09-07 1989-03-15 Nec Corporation Data processor having expanded operating functions
EP0324308A2 (en) * 1988-01-11 1989-07-19 International Business Machines Corporation Method and system for decoding plural incompatible format instructions
US20030065905A1 (en) * 2001-10-01 2003-04-03 Nec Corporation Parallel computation processor, parallel computation control method and program thereof

Also Published As

Publication number Publication date
JP2006502490A (en) 2006-01-19
US8364935B2 (en) 2013-01-29
EP1554649A2 (en) 2005-07-20
CN1703670B (en) 2010-12-08
US20060004986A1 (en) 2006-01-05
AU2003263548A1 (en) 2004-05-04
WO2004034253A2 (en) 2004-04-22
CN1703670A (en) 2005-11-30
US20130138927A1 (en) 2013-05-30
AU2003263548A8 (en) 2004-05-04
JP4283226B2 (en) 2009-06-24

Similar Documents

Publication Publication Date Title
WO2003063018A3 (en) Functional pipelines
WO2007082044A3 (en) Method and apparatus for processing algorithm steps of multimedia data in parallel processing systems
AU2001231182A1 (en) Method and apparatus for instruction set architecture having dyadic digital signal processing instructions
EP2362309A3 (en) Printing system, cloud computing system, printing system control method, and program
WO2007095397A3 (en) Programmable processing unit
WO1999053439A3 (en) Mesh connected computer
WO2001069329A3 (en) Control for an industrial process using one or more multidimensional variables
JP2007188315A5 (en)
TW200627153A (en) Bootable post crash analysis environment
WO2007009009A3 (en) Systems and methods for identifying sources of malware
WO2005013121A3 (en) Inter-processsor interrupts
AU2003227411A1 (en) Processor system, task control method on computer system, computer program
WO2002027475A3 (en) Array processing operations
WO2010004243A3 (en) Interrupt processing
WO2000004484A3 (en) Wide instruction word graphics processor
EP3644179A3 (en) Apparatus and method for tile gather and tile scatter
WO2006132720A3 (en) Method and system for parallel processing of hough transform computations
WO2004025457A3 (en) Prefetching data in computer system
WO2005041023A3 (en) System and method using embedded microprocessor as a node in an adaptable computing machine
EP1387259A3 (en) Inter-processor control
WO2019014455A3 (en) Pattern recognition system
WO2007102117A3 (en) Electronic circuit with a memory matrix that stores pages including extra data
WO2008073917A3 (en) Programmable video signal processor for video compression and decompression
EP0982655A3 (en) Data processing unit and method for executing instructions of variable lengths
GB2462770A (en) Processors

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2003807932

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 2006004986

Country of ref document: US

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 10530495

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 20038A11963

Country of ref document: CN

Ref document number: 2004542722

Country of ref document: JP

WWP Wipo information: published in national office

Ref document number: 2003807932

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 10530495

Country of ref document: US