WO2004042802A3 - A method of rapidly thermally annealing multilayer wafers with an edge - Google Patents

A method of rapidly thermally annealing multilayer wafers with an edge Download PDF

Info

Publication number
WO2004042802A3
WO2004042802A3 PCT/IB2003/005295 IB0305295W WO2004042802A3 WO 2004042802 A3 WO2004042802 A3 WO 2004042802A3 IB 0305295 W IB0305295 W IB 0305295W WO 2004042802 A3 WO2004042802 A3 WO 2004042802A3
Authority
WO
WIPO (PCT)
Prior art keywords
edge
thermally annealing
rapidly thermally
multilayer wafers
multilayer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/IB2003/005295
Other languages
French (fr)
Other versions
WO2004042802A2 (en
Inventor
Eric Neyret
Christophe Malleville
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Soitec SA
Original Assignee
Soitec SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Soitec SA filed Critical Soitec SA
Priority to JP2005502143A priority Critical patent/JP4772501B2/en
Priority to AU2003280109A priority patent/AU2003280109A1/en
Priority to AT03772490T priority patent/ATE528790T1/en
Priority to EP03772490A priority patent/EP1559136B1/en
Publication of WO2004042802A2 publication Critical patent/WO2004042802A2/en
Publication of WO2004042802A3 publication Critical patent/WO2004042802A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H10P95/90Thermal treatments, e.g. annealing or sintering
    • H10P95/906Thermal treatments, e.g. annealing or sintering for altering the shape of semiconductors, e.g. smoothing the surface
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H10P95/90Thermal treatments, e.g. annealing or sintering
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/04Apparatus for manufacture or treatment
    • H10P72/0431Apparatus for thermal treatment
    • H10P72/0432Apparatus for thermal treatment mainly by conduction
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19Preparing inhomogeneous wafers
    • H10P90/1904Preparing vertically inhomogeneous wafers
    • H10P90/1906Preparing SOI wafers
    • H10P90/1914Preparing SOI wafers using bonding
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19Preparing inhomogeneous wafers
    • H10P90/1904Preparing vertically inhomogeneous wafers
    • H10P90/1906Preparing SOI wafers
    • H10P90/1914Preparing SOI wafers using bonding
    • H10P90/1916Preparing SOI wafers using bonding with separation or delamination along an ion implanted layer, e.g. Smart-cut
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10Isolation regions comprising dielectric materials
    • H10W10/181Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers

Landscapes

  • Element Separation (AREA)
  • Recrystallisation Techniques (AREA)
  • Formation Of Insulating Films (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)

Abstract

The invention provides a method of thermally treating a multilayer wafer (10) with an edge, the wafer being made of materials selected from semiconductive materials and the method being characterized in that during annealing heating is adapted locally and selectively at the edge to take account of the local difference in heat absorption by the edge.
PCT/IB2003/005295 2002-11-05 2003-11-03 A method of rapidly thermally annealing multilayer wafers with an edge Ceased WO2004042802A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2005502143A JP4772501B2 (en) 2002-11-05 2003-11-03 Method for rapid thermal annealing of multi-layer wafers with edges
AU2003280109A AU2003280109A1 (en) 2002-11-05 2003-11-03 A method of rapidly thermally annealing multilayer wafers with an edge
AT03772490T ATE528790T1 (en) 2002-11-05 2003-11-03 METHOD FOR RAPID TEMPING MULTI-LAYER WAFERS WITH ONE EDGE
EP03772490A EP1559136B1 (en) 2002-11-05 2003-11-03 A method of rapidly thermally annealing multilayer wafers with an edge

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
FR0213810A FR2846786B1 (en) 2002-11-05 2002-11-05 PROCESS FOR QUICK THERMAL RECOVERY OF CROWN WAFERS
FRFR02/13810 2002-11-05
FR0300286A FR2846787B1 (en) 2002-11-05 2003-01-13 PROCESS FOR QUICK THERMAL RECOVERY OF CROWN WAFERS
FRFR03/00286 2003-01-13

Publications (2)

Publication Number Publication Date
WO2004042802A2 WO2004042802A2 (en) 2004-05-21
WO2004042802A3 true WO2004042802A3 (en) 2004-08-12

Family

ID=32109208

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2003/005295 Ceased WO2004042802A2 (en) 2002-11-05 2003-11-03 A method of rapidly thermally annealing multilayer wafers with an edge

Country Status (10)

Country Link
US (2) US6853802B2 (en)
EP (2) EP1559136B1 (en)
JP (1) JP4772501B2 (en)
KR (1) KR100814998B1 (en)
CN (1) CN100541739C (en)
AT (1) ATE528790T1 (en)
AU (1) AU2003280109A1 (en)
FR (2) FR2846786B1 (en)
TW (1) TWI278937B (en)
WO (1) WO2004042802A2 (en)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2846786B1 (en) * 2002-11-05 2005-06-17 PROCESS FOR QUICK THERMAL RECOVERY OF CROWN WAFERS
US20080090309A1 (en) * 2003-10-27 2008-04-17 Ranish Joseph M Controlled annealing method
US8536492B2 (en) * 2003-10-27 2013-09-17 Applied Materials, Inc. Processing multilayer semiconductors with multiple heat sources
US7127367B2 (en) * 2003-10-27 2006-10-24 Applied Materials, Inc. Tailored temperature uniformity
JP4826994B2 (en) * 2004-09-13 2011-11-30 信越半導体株式会社 Manufacturing method of SOI wafer
US7788589B2 (en) * 2004-09-30 2010-08-31 Microsoft Corporation Method and system for improved electronic task flagging and management
EP1831922B9 (en) * 2004-12-28 2010-02-24 S.O.I.Tec Silicon on Insulator Technologies Method for obtaining a thin layer having a low density of holes
FR2880988B1 (en) * 2005-01-19 2007-03-30 Soitec Silicon On Insulator TREATMENT OF A LAYER IN SI1-yGEy TAKEN
JP4786925B2 (en) * 2005-04-04 2011-10-05 東京エレクトロン株式会社 Substrate processing method and substrate processing apparatus
US7700376B2 (en) * 2005-04-06 2010-04-20 Applied Materials, Inc. Edge temperature compensation in thermal processing particularly useful for SOI wafers
ATE405946T1 (en) * 2005-06-10 2008-09-15 Soitec Silicon On Insulator CALIBRATION METHOD FOR THERMAL TREATMENT APPARATUS
FR2895563B1 (en) * 2005-12-22 2008-04-04 Soitec Silicon On Insulator METHOD FOR SIMPLIFYING A FINISHING SEQUENCE AND STRUCTURE OBTAINED BY THE METHOD
JP5168788B2 (en) * 2006-01-23 2013-03-27 信越半導体株式会社 Manufacturing method of SOI wafer
FR2899382B1 (en) * 2006-03-29 2008-08-22 Soitec Silicon On Insulator METHOD OF MANUFACTURING SOIL STRUCTURES WITH LIMITATION OF SLIDING LINES
EP1918349A1 (en) * 2006-10-12 2008-05-07 SOLVAY (Société Anonyme) Light-emitting material
US7860379B2 (en) 2007-01-15 2010-12-28 Applied Materials, Inc. Temperature measurement and control of wafer support in thermal processing chamber
US8222574B2 (en) * 2007-01-15 2012-07-17 Applied Materials, Inc. Temperature measurement and control of wafer support in thermal processing chamber
US8111978B2 (en) * 2008-07-11 2012-02-07 Applied Materials, Inc. Rapid thermal processing chamber with shower head
FR2941324B1 (en) * 2009-01-22 2011-04-29 Soitec Silicon On Insulator PROCESS FOR DISSOLVING THE OXIDE LAYER IN THE CROWN OF A SEMICONDUCTOR TYPE STRUCTURE ON AN INSULATION
US7927975B2 (en) 2009-02-04 2011-04-19 Micron Technology, Inc. Semiconductor material manufacture
CN102479690B (en) * 2010-11-23 2013-12-11 中芯国际集成电路制造(上海)有限公司 Method for improving uniformity of working current on wafer during source drain annealing
US9814099B2 (en) * 2013-08-02 2017-11-07 Applied Materials, Inc. Substrate support with surface feature for reduced reflection and manufacturing techniques for producing same
US11598021B2 (en) * 2015-10-01 2023-03-07 Globalwafers Co., Ltd. CVD apparatus
CN115910866A (en) * 2022-12-07 2023-04-04 西安奕斯伟材料科技有限公司 Production control method and device for epitaxial wafer

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4958061A (en) * 1988-06-27 1990-09-18 Tokyo Electron Limited Method and apparatus for heat-treating a substrate
EP0399662A2 (en) * 1989-05-01 1990-11-28 AT&T Corp. Procedure for annealing of semiconductors
US5937142A (en) * 1996-07-11 1999-08-10 Cvc Products, Inc. Multi-zone illuminator for rapid thermal processing
US6051512A (en) * 1997-04-11 2000-04-18 Steag Rtp Systems Apparatus and method for rapid thermal processing (RTP) of a plurality of semiconductor wafers
US6184498B1 (en) * 1996-03-25 2001-02-06 Sumitomo Electric Industries, Ltd. Apparatus for thermally processing semiconductor wafer
WO2001069656A2 (en) * 2000-03-17 2001-09-20 Mattson Thermal Products Inc. Localized heating and cooling of substrates
US20010036219A1 (en) * 1999-05-03 2001-11-01 Camm David Malcolm Spatially resolved temperature measurement and irradiance control
EP1197989A2 (en) * 2000-10-10 2002-04-17 Ushiodenki Kabushiki Kaisha Heat treatment device and process with light irradiation

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62128525A (en) * 1985-11-29 1987-06-10 Matsushita Electric Ind Co Ltd Annealing method for compound semiconductor substrate
KR100194267B1 (en) * 1990-01-19 1999-06-15 버킷 이.모리스 Semiconductor Wafer or Substrate Heating Apparatus and Method
DE19936081A1 (en) * 1999-07-30 2001-02-08 Siemens Ag Device and method for tempering a multilayer body, and a multilayer body produced using the method
EP1189266B1 (en) * 2000-03-29 2017-04-05 Shin-Etsu Handotai Co., Ltd. Production method for silicon wafer and soi wafer, and soi wafer
JP2002184961A (en) * 2000-09-29 2002-06-28 Canon Inc Heat treatment method for SOI substrate and SOI substrate
TW540121B (en) * 2000-10-10 2003-07-01 Ushio Electric Inc Heat treatment device and process with light irradiation
FR2846786B1 (en) * 2002-11-05 2005-06-17 PROCESS FOR QUICK THERMAL RECOVERY OF CROWN WAFERS

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4958061A (en) * 1988-06-27 1990-09-18 Tokyo Electron Limited Method and apparatus for heat-treating a substrate
EP0399662A2 (en) * 1989-05-01 1990-11-28 AT&T Corp. Procedure for annealing of semiconductors
US6184498B1 (en) * 1996-03-25 2001-02-06 Sumitomo Electric Industries, Ltd. Apparatus for thermally processing semiconductor wafer
US6235543B1 (en) * 1996-03-25 2001-05-22 Sumitomo Electric Industries, Ltd. Method of evaluating a semiconductor wafer
US5937142A (en) * 1996-07-11 1999-08-10 Cvc Products, Inc. Multi-zone illuminator for rapid thermal processing
US6051512A (en) * 1997-04-11 2000-04-18 Steag Rtp Systems Apparatus and method for rapid thermal processing (RTP) of a plurality of semiconductor wafers
US20010036219A1 (en) * 1999-05-03 2001-11-01 Camm David Malcolm Spatially resolved temperature measurement and irradiance control
WO2001069656A2 (en) * 2000-03-17 2001-09-20 Mattson Thermal Products Inc. Localized heating and cooling of substrates
EP1197989A2 (en) * 2000-10-10 2002-04-17 Ushiodenki Kabushiki Kaisha Heat treatment device and process with light irradiation

Also Published As

Publication number Publication date
KR100814998B1 (en) 2008-03-18
US7049250B2 (en) 2006-05-23
JP2006505959A (en) 2006-02-16
ATE528790T1 (en) 2011-10-15
CN1711629A (en) 2005-12-21
US20050094990A1 (en) 2005-05-05
WO2004042802A2 (en) 2004-05-21
FR2846787B1 (en) 2005-12-30
EP1559136B1 (en) 2011-10-12
FR2846786A1 (en) 2004-05-07
EP2330616A3 (en) 2011-12-07
FR2846786B1 (en) 2005-06-17
TWI278937B (en) 2007-04-11
JP4772501B2 (en) 2011-09-14
KR20050062653A (en) 2005-06-23
US20040151483A1 (en) 2004-08-05
AU2003280109A1 (en) 2004-06-07
TW200416895A (en) 2004-09-01
FR2846787A1 (en) 2004-05-07
EP2330616A2 (en) 2011-06-08
EP1559136A2 (en) 2005-08-03
CN100541739C (en) 2009-09-16
AU2003280109A8 (en) 2004-06-07
US6853802B2 (en) 2005-02-08

Similar Documents

Publication Publication Date Title
WO2004042802A3 (en) A method of rapidly thermally annealing multilayer wafers with an edge
WO2002071446A3 (en) Method and apparatus for active temperature control of susceptors
TW328631B (en) Susceptor, apparatus of heat-treating semiconductor wafer, and method of heat-treating the same
WO2004032187A3 (en) Multi-zone resitive heater
EP1104934A3 (en) Method to selectively heat semiconductor wafers
TWI265550B (en) Fabrication method, manufacturing method for semiconductor device, and fabrication device
TW200509391A (en) A device having multiple silicide types and a method for its fabrication
WO2005062336A3 (en) Processing system with protective barrier and method for impregnating
WO2004015754A3 (en) Method for oxidation of a layer and corresponding holder device for a substrate
WO2005074648A3 (en) Methods and devices for controlling a temperature of an applicator body
AU2001296952A1 (en) Method of fabricating an oxide layer on a silicon carbide layer utilizing n2o
WO2004025710A3 (en) Method of heating a substrate in a variable temperature process using a fixed temperature chuck
EP1413654A4 (en) Flame resistant rendering heat treating device, and operation method for the device
TW200516700A (en) Metho for forming intermetal dielectric
TW200722561A (en) Method of surface reconstruction for silicon carbide substrate
TW200507076A (en) Method for manufacturing semiconductor device
WO2002003160A8 (en) Method and device for thermally treating objects
EP1390157A4 (en) Method and apparatus for temperature controlled vapor deposition on a substrate
WO2004079801A8 (en) Preventive treatment process for the ring of a multilayer wafer
US7115479B2 (en) Sacrificial annealing layer for a semiconductor device and a method of fabrication
EP1037271A3 (en) Method for forming an interlayer insulating film, and semiconductor device
AU2001289712A1 (en) Method and device for thermally treating a photoresist layer on a circuit substrate, especially a semiconductor wafer
AU2001236288A1 (en) Apparatus for heat transport away from heated elements and method for manufacturing the apparatus
WO2004049393A3 (en) Annealing process of semiconductor wafer and device thereof
KR950001931A (en) Heat treatment method of semiconductor substrate

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2003772490

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020057008087

Country of ref document: KR

Ref document number: 2005502143

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 20038A27637

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 1020057008087

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2003772490

Country of ref document: EP

DPE2 Request for preliminary examination filed before expiration of 19th month from priority date (pct application filed from 20040101)