WO2004051458A3 - System and method for true random number generation - Google Patents

System and method for true random number generation Download PDF

Info

Publication number
WO2004051458A3
WO2004051458A3 PCT/IB2003/005265 IB0305265W WO2004051458A3 WO 2004051458 A3 WO2004051458 A3 WO 2004051458A3 IB 0305265 W IB0305265 W IB 0305265W WO 2004051458 A3 WO2004051458 A3 WO 2004051458A3
Authority
WO
WIPO (PCT)
Prior art keywords
random number
true random
shifter
oscillator
cooperating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/IB2003/005265
Other languages
French (fr)
Other versions
WO2004051458A2 (en
Inventor
Sam Mitchum
Jack Ehrhardt
Bill Lester
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Priority to EP03772477A priority Critical patent/EP1573509A2/en
Priority to JP2004556611A priority patent/JP2006509286A/en
Priority to AU2003280091A priority patent/AU2003280091A1/en
Publication of WO2004051458A2 publication Critical patent/WO2004051458A2/en
Publication of WO2004051458A3 publication Critical patent/WO2004051458A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/588—Random number generators, i.e. based on natural stochastic processes
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Pulse Circuits (AREA)
  • Manipulation Of Pulses (AREA)
  • Oscillators With Electromechanical Resonators (AREA)
  • Networks Using Active Elements (AREA)

Abstract

There is provided a system and method for providing an entirely digital and/or digitally synthesizable true random number generator for incorporation on integrated circuits using any standard logic synthesis tool or comparable technique. The system and method has at least a microprocessor operating at a first frequency, at least one counter for generating bits, at least one shifter for scrambling bits, at least one first oscillator for cooperating with the at least one counter; and at least one second oscillator for cooperating with the at least one shifter. The system being configured to provide a frequency perturbation based on digital input signals initialized via the microprocessor.
PCT/IB2003/005265 2002-12-05 2003-11-18 System and method for true random number generation Ceased WO2004051458A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP03772477A EP1573509A2 (en) 2002-12-05 2003-11-18 System and method for true random number generation
JP2004556611A JP2006509286A (en) 2002-12-05 2003-11-18 Genuine random number generation system and generation method
AU2003280091A AU2003280091A1 (en) 2002-12-05 2003-11-18 System and method for true random number generation

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US43134102P 2002-12-05 2002-12-05
US60/431,341 2002-12-05

Publications (2)

Publication Number Publication Date
WO2004051458A2 WO2004051458A2 (en) 2004-06-17
WO2004051458A3 true WO2004051458A3 (en) 2004-12-02

Family

ID=32469604

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2003/005265 Ceased WO2004051458A2 (en) 2002-12-05 2003-11-18 System and method for true random number generation

Country Status (6)

Country Link
EP (1) EP1573509A2 (en)
JP (1) JP2006509286A (en)
KR (1) KR20050084153A (en)
CN (1) CN1720501A (en)
AU (1) AU2003280091A1 (en)
WO (1) WO2004051458A2 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE602005023910D1 (en) 2004-10-15 2010-11-11 Nxp Bv Integrated circuit with a true random number generator
CN100505540C (en) * 2004-11-24 2009-06-24 中国科学院物理研究所 Method and device for producing true random numbers
CN100461089C (en) * 2006-03-15 2009-02-11 中兴通讯股份有限公司 A method of generating random numbers
CN100458685C (en) * 2006-05-26 2009-02-04 北京中星微电子有限公司 Device and method for generating randow number
US8676870B2 (en) 2007-09-18 2014-03-18 Seagate Technology Llc Active test and alteration of sample times for a ring based random number generator
CN103885747B (en) * 2014-02-27 2017-01-11 浙江大学 Low-power-consumption random number generator
KR101630791B1 (en) 2015-03-27 2016-06-16 황순영 Method of generating true random number from pseudo random number and computer readable medium
JP2024027025A (en) * 2022-08-16 2024-02-29 国立大学法人北海道大学 Memory circuit, bistable circuit, and memory processing method

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0388131A2 (en) * 1989-03-15 1990-09-19 Oki Electric Industry Co., Ltd. Random number generator
US5065256A (en) * 1987-09-21 1991-11-12 Fuji Photo Film Co., Ltd. Method of and apparatus for processing image signal
EP1239363A2 (en) * 2001-03-07 2002-09-11 Kabushiki Kaisha Toshiba Random number's seed generating circuit, driver having the same, and SD memory card system
EP1241564A2 (en) * 2001-03-12 2002-09-18 Nec Corporation Random number generator which can generate a random number based on uniform distribution

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4855690A (en) * 1987-08-10 1989-08-08 Dallas Semiconductor Corporation Integrated circuit random number generator using sampled output of variable frequency oscillator

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5065256A (en) * 1987-09-21 1991-11-12 Fuji Photo Film Co., Ltd. Method of and apparatus for processing image signal
EP0388131A2 (en) * 1989-03-15 1990-09-19 Oki Electric Industry Co., Ltd. Random number generator
EP1239363A2 (en) * 2001-03-07 2002-09-11 Kabushiki Kaisha Toshiba Random number's seed generating circuit, driver having the same, and SD memory card system
EP1241564A2 (en) * 2001-03-12 2002-09-18 Nec Corporation Random number generator which can generate a random number based on uniform distribution

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1573509A2 *

Also Published As

Publication number Publication date
EP1573509A2 (en) 2005-09-14
WO2004051458A2 (en) 2004-06-17
KR20050084153A (en) 2005-08-26
AU2003280091A1 (en) 2004-06-23
JP2006509286A (en) 2006-03-16
CN1720501A (en) 2006-01-11

Similar Documents

Publication Publication Date Title
TW200618476A (en) Flip flop circuit & same with scan function
WO2005013044A3 (en) Clock generator with skew control
TW357488B (en) Glitch-free clock enable circuit and method for providing a glitch-free clock signal
CA2245760A1 (en) Integrated high-speed serial interfaces
TW200709573A (en) A semiconductor device, spread spectrum clock generator and method thereof
TW200505140A (en) Low-to-high level shift circuit
TW338190B (en) Fast propagation technique in CMOS integrated circuits
WO2004059845A3 (en) Clock signal generator having a differential output
TW364076B (en) Apparatus and method for generating a phase-controlled clock signal
WO2004051458A3 (en) System and method for true random number generation
TW429686B (en) Circuit and method for generating clock
TW373145B (en) Combinational delay circuit for a digital frequency multiplier
TW200614655A (en) Quarter-rate clock recovery circuit and clock recovering method using the same
WO1998037475A3 (en) System and method for designing electronic circuits
US6507247B2 (en) Circuit and method for generating a variable frequency clock signal
WO2003042710A3 (en) Clock architecture for a frequency-based tester
WO1996037954A3 (en) Circuit for generating a demand-based gated clock
TW377505B (en) Semiconductor integrated circuit
EP1133056A3 (en) Clock generating device
SE9301327D0 (en) COMPOSED CLOCK SIGNAL
WO2002027917A3 (en) Random frequency clock generator
WO2002093749A3 (en) Method for generating an internal clock pulse in an electric circuit and a corresponding electric circuit comprising a central clock-pulse generator
US7868679B2 (en) Circuit, method for receiving a signal, and use of a random event generator
TW200615737A (en) Apparatus and method for generating a clock signal
TW200742261A (en) Phase selector for automatically selecting phase of output clock

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2003772477

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020057010124

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 20038A52696

Country of ref document: CN

Ref document number: 2004556611

Country of ref document: JP

WWP Wipo information: published in national office

Ref document number: 1020057010124

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2003772477

Country of ref document: EP