WO2004061671A2 - Memory subsystem including memory modules having multiple banks - Google Patents

Memory subsystem including memory modules having multiple banks Download PDF

Info

Publication number
WO2004061671A2
WO2004061671A2 PCT/US2003/038917 US0338917W WO2004061671A2 WO 2004061671 A2 WO2004061671 A2 WO 2004061671A2 US 0338917 W US0338917 W US 0338917W WO 2004061671 A2 WO2004061671 A2 WO 2004061671A2
Authority
WO
WIPO (PCT)
Prior art keywords
memory
recited
coupled
modules
data bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2003/038917
Other languages
French (fr)
Other versions
WO2004061671A3 (en
Inventor
Drew G. Doblar
Chung-Hsiao R. Wu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Priority to EP03814665A priority Critical patent/EP1581877B1/en
Priority to AU2003296314A priority patent/AU2003296314A1/en
Priority to DE60316190T priority patent/DE60316190D1/en
Publication of WO2004061671A2 publication Critical patent/WO2004061671A2/en
Publication of WO2004061671A3 publication Critical patent/WO2004061671A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus

Definitions

  • This invention relates to computer system memory subsystems and, more particularly, to memory modules.
  • FIG. 1 illustrates a typical computer system configuration.
  • Computer system 10 includes a plurality of processors 20A-20n connected to a memory subsystem 50 via a system bus 25.
  • Memory subsystem 50 includes a memory controller 30 coupled to a system memory 40 via a memory interconnect 35.
  • elements referred to herein with a particular reference number followed by a letter may be collectively referred to by the reference number alone.
  • processor 20A-n may be collectively referred to as processor 20.
  • processor 20 may access memory subsystem 50 by initiating a memory request transaction such as a memory read or a memory write to memory controller 30 via system bus 25.
  • Memory controller 30 may then control the storing to and retrieval of data from system memory 40 by issuing memory request commands to system memory 40 via memory interconnect 35.
  • Memory interconnect 35 may convey address and control information and data between system memory 40 and memory controller 30.
  • Memory subsystem 30 may be configured to store data and instruction code within system memory 40 for use by processor 20.
  • system memory 40 may be implemented using expandable blocks of memory such as a plurality of dual in-line memory modules (DIMM).
  • DIMM may employ a plurality of random access memory chips such as dynamic random access memory (DRAM) or synchronous dynamic random access memory (SDRAM) chips, for example.
  • DRAM dynamic random access memory
  • SDRAM synchronous dynamic random access memory
  • Each DIMM may be mated to a system memory board via an edge connector and socket arrangement.
  • the socket may be located on a memory subsystem circuit board and each DIMM may have an edge connector which may be inserted into the socket, for example.
  • the circuit board typically has contact pads or "fingers" arranged on both sides and along one edge of the circuit board.
  • This edge of the circuit board is inserted into a socket having spring-loaded contacts for mating with the fingers.
  • the socket arrangement allows the memory modules to be removed and replaced by a user.
  • the memory module connectors are mounted on a motherboard or system board such that the memory modules connect to a memory bus or interconnect one row after another or in a daisy chain.
  • a computer system may be provided with a given number of memory modules and a user may add modules to expand the system memory capacity.
  • each bank may include a particular range of addresses and so when a bank is added, additional memory space is added.
  • the banks may be arranged to also allow interleaving of data when it is stored to system memory, thereby possibly improving memory bandwidth.
  • Memory subsystem 50 includes a memory controller 30 coupled to a system memory including DIMMs 0-3 via a data path having data signals DQ 0- 63 It is noted that data signals DQ0-63 are coupled to each DIMM
  • bank 0 corresponds to DIMM
  • bank 1 corresponds to DIMM 1
  • DQ 0-15 may correspond to a group of DRAM chips such as DRAM chips 0-4
  • DQ 16-31 may correspond to DRAM chips 4-7 and so on
  • each signal in data path DQ0-63 may have as many as four stubs For systems containing a small number of memory modules, the daisy chain configuration described above may not present
  • a memory subsystem includes a memory controller and a plurality of memory modules
  • the plurality of memory modules may be coupled to the memory controller by a memory interconnect having a data path including a plurality of data bits
  • Each of the plurality of memory modules includes a circuit board and a plurality of memory chips mounted to the circuit board
  • the circuit board includes a connector edge for connection to the memory interconnect
  • Each of the plurality of memory chips may be configured to store data in a plurality of storage locations
  • Each of the plurality of memory modules may be coupled to a respective mutually exclusive subset of the plurality of data bits
  • FIG 1 is a block diagram of one embodiment of a computer system [0011]
  • FIG 2 is a block diagram of one embodiment of a memory subsystem [0012]
  • FIG 3 is a block diagram of one embodiment of a memory subsystem [0013]
  • FIG 4 is a block diagram of one embodiment of a memory module [0014] While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof are shown by way of example in the drawings and will herein be described in detail It should be understood, however, that the drawings and detailed description thereto are not intended to limit the invention to the particular form disclosed, but on the contrary, the intention is to cover all modifications, equivalents and alternatives falling within the spirit and scope of the present invention as defined by the appended claims
  • Memory subsystem 300 includes a memory controller 330 coupled to a system memory 340 via a data path including data signals DQ 0-n
  • the data path may be part of a memory interconnect such as memory interconnect shown in FIG 3) may also be conveyed to each DIMM with system memory 340.
  • memory controller 330 may generate memory request operations in response to receiving memory requests from such devices as processor 20A or 20B of FIG. 1, for example. It is noted that memory controller 330 may also receive requests from other sources such as an I/O device (not shown). Memory controller 330 may also schedule the requests and generate corresponding memory requests for transmission on memory interconnect 35. The requests may include address and control information For example, if the memory request is a memory read, memory controller 330 may generate one or more requests that include the requested address within system memory and corresponding control information such as such as start-read or pre-charge commands, for example.
  • system memory 340 includes N dual in-line memory modules (DIMMs) designated DIMM 0 - N. It is noted that any number of DIMMs may be used. Each of DIMMs 0-N includes 16 memory integrated circuit chips, although it is noted that other embodiments are contemplated that include other numbers of memory chips on each DIMM. On DIMM 0, the memory chips are arranged into four groups of four chips and designated 0-3 The memory chips are examples of any type of DRAM chip such as synchronous DRAM (SDRAM) or double data rate (DDR) SDRAM, for example
  • SDRAM synchronous DRAM
  • DDR double data rate
  • the data path conveys 16 data signals between memory controller 330 and each DIMM within system memory 340.
  • data path DQ0-15 is coupled between memory controller 330 and DIMM 0
  • DQ 16-31 is coupled between memory controller 330 and DIMM 1 and so on.
  • each group of data signals is a point-to-point data path from memory controller 330 to a respective DIMM
  • each DIMM of system memory 340 is arranged into 4 external banks, designated banks 0-3
  • Each bank includes four memory chips from each DIMM.
  • each memory chip may have internal banks.
  • each DIMM receives a mutually exclusive subset of the total number of data signals DQ 0-n in the data path Therefore, each of banks 0-3 span across DIMM 0-n.
  • each bank may include other numbers of memory chips [0020]
  • each connection point in a signal path may represent a stub in a transmission line, which may degrade signal integrity and system performance.
  • This bank arrangement may eliminate connection points in each data signal path which may be present in a typical system memory which has external banks allocated to single DIMM.
  • each memory module may include logic (not shown in FIG 3) configured to control bank selection and addressing of the memory chips.
  • address and control signals may include address (addr), row address strobe (ras), column address strobe (cas), write enable (we) and chip select (cs), for example. It is noted that although the above embodiment is described using DIMMs, it is contemplated that in alternative embodiments, other types of memory modules may be used.
  • Memory module 400 includes a plurality of memory chips, designated MC 0-15 coupled to a clock and control logic unit 410. Memory module 400 is coupled to receive address and control information and to receive and send data and data strobes via memory interconnect 435. It is noted that the physical arrangement of MC 0-15 and clock and control logic 410 shown in FIG. 4 is only an exemplary arrangement. It is contemplated that other embodiments may use other component arrangements. [0023] In the illustrated embodiment, MC 0-15 may be implemented in DDRSDRAM technology. Although it is noted that in other embodiments, MC 0-15 may be implemented in other types of DRAM. In such embodiments, other address and control signals (not shown) may be used.
  • a command encoding and an address must first be applied to the control and address inputs, respectively.
  • the command is encoded using the control inputs.
  • the address is then decoded, and data from the given address is accessed, typically in a burst mode.
  • clock and control logic 410 may receive memory request encodings from a memory controller via memory interconnect 435.
  • a memory request encoding may include an address and control information such as row address strobe (ras) column address strobe (cas), write enable (we) and chip select (cs) control signals.
  • Clock and control logic 410 may generate appropriate control signals for accessing the appropriate bank of memory chips.
  • write enable (WE), row address strobe (RAS), column address strobe (CAS) and chip selects (CS0, 1, 2 and 3) may be generated by clock and control logic 410 dependent upon the received address and control information.
  • clock and control logic 410 may receive clock signals such as elk 0 and clk_b 0 upon memory interconnect 435.
  • Clock and control logic 410 may include clock logic such as a phase lock loop, for example, to generate clock signals for each of MC 0-15. It is noted that clock and control logic 410 may generate other signals (not shown) which may control MC 0-15 but have been left out for simplicity.
  • a more detailed description of the operation of a DDRSDRAM device may be found in the JEDEC standard entitled "DDR SDRAM Specification" available from the JEDEC Solid State Technology Association.
  • MC 0-15 are logically arranged into four external banks designated banks 0-3.
  • Bank 0 includes MC 0, 4, 8 and 12.
  • Bank 1 includes MC 1, 5, 9 and 13 and so on.
  • CS0 may enable bank
  • CS1 may enable bank 1, etc.
  • memory module 400 is coupled only to one group of 16 data signals (e.g., DQ [15:0]) and each bank on a given memory module may be coupled to all 16 data signals connected to that memory module.
  • the data signals DQ [15:0] are distributed such that MC 0-3 are coupled to DQ [3:0], MC 4-7 are coupled to DQ [7:4], MC 8-11 are coupled to DQ [11:8] and MC 12-15 are coupled to DQ [15:12].
  • data strobes corresponding to each data signal may be coupled to each of MC015.
  • memory module 400 may terminate each data signal and each data strobe signal. It is contemplated that in one embodiment, each memory module may include a plurality of termination devices 475 which may be mounted to the circuit board. In such an embodiment, each data signal DQn and each data strobe signal DQSn may be coupled to a respective termination device 475 such as a resistor divider or other suitable termination device, for example. In an alternative embodiment, each of memory chips MCO-15 may internally terminate the data and data strobe signals.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Memory System (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

A memory subsystem including memory modules having multiple banks. A memory subsystem includes a memory controller and a plurality of memory modules. The plurality of memory modules may be coupled to the memory controller by a memory interconnect having a data path including a plurality of data bits. Each of the plurality of memory modules includes a circuit board and a plurality of memory chips mounted to the circuit board. The circuit board includes a connector edge for connection to the memory interconnect. Each of the plurality of memory chips may be configured to store data in a plurality of storage locations. Each of the plurality of memory modules may be coupled to a respective mutually exclusive subset of the plurality of data bits.

Description

TITLE: MEMORY SUBSYSTEM INCLUDING MEMORY MODULES HAVING MULTIPLE BANKS
BACKGROUND OF THE INVENTION
Field of the Invention
[0001] This invention relates to computer system memory subsystems and, more particularly, to memory modules.
Description of the Related Art [0002] In many computer systems, one or more processors may be connected to a memory subsystem through a system bus. For example, FIG. 1 illustrates a typical computer system configuration. Computer system 10 includes a plurality of processors 20A-20n connected to a memory subsystem 50 via a system bus 25. Memory subsystem 50 includes a memory controller 30 coupled to a system memory 40 via a memory interconnect 35. It is noted that elements referred to herein with a particular reference number followed by a letter may be collectively referred to by the reference number alone. For example, processor 20A-n may be collectively referred to as processor 20.
[0003] Generally speaking, processor 20 may access memory subsystem 50 by initiating a memory request transaction such as a memory read or a memory write to memory controller 30 via system bus 25. Memory controller 30 may then control the storing to and retrieval of data from system memory 40 by issuing memory request commands to system memory 40 via memory interconnect 35. Memory interconnect 35 may convey address and control information and data between system memory 40 and memory controller 30.
[0004] Memory subsystem 30 may be configured to store data and instruction code within system memory 40 for use by processor 20. As will be described further below, system memory 40 may be implemented using expandable blocks of memory such as a plurality of dual in-line memory modules (DIMM). Each DIMM may employ a plurality of random access memory chips such as dynamic random access memory (DRAM) or synchronous dynamic random access memory (SDRAM) chips, for example. Each DIMM may be mated to a system memory board via an edge connector and socket arrangement. The socket may be located on a memory subsystem circuit board and each DIMM may have an edge connector which may be inserted into the socket, for example. [0005] The circuit board typically has contact pads or "fingers" arranged on both sides and along one edge of the circuit board. This edge of the circuit board is inserted into a socket having spring-loaded contacts for mating with the fingers. The socket arrangement allows the memory modules to be removed and replaced by a user. In many systems, the memory module connectors are mounted on a motherboard or system board such that the memory modules connect to a memory bus or interconnect one row after another or in a daisy chain. In some cases a computer system may be provided with a given number of memory modules and a user may add modules to expand the system memory capacity.
[0006] In many systems, to allow this expandability the memory modules are generally arranged into banks. The banks may be arranged such that each bank may include a particular range of addresses and so when a bank is added, additional memory space is added. In some systems, the banks may be arranged to also allow interleaving of data when it is stored to system memory, thereby possibly improving memory bandwidth. [0007] However in many typical bank arrangements, all the data signals in the data path are routed to each memory module socket For example, in FIG 2, a memory subsystem is shown Memory subsystem 50 includes a memory controller 30 coupled to a system memory including DIMMs 0-3 via a data path having data signals DQ 0- 63 It is noted that data signals DQ0-63 are coupled to each DIMM In the illustrated embodiment, bank 0 corresponds to DIMM 0, bank 1 corresponds to DIMM 1 and so forth Within each DIMM, DQ 0-15 may correspond to a group of DRAM chips such as DRAM chips 0-4 and DQ 16-31 may correspond to DRAM chips 4-7 and so on Thus if each data signal path or circuit board trace connected to a memory module socket is a transmission line, then each socket connection point on that transmission line may represent a stub [0008] Therefore in the illustrated embodiment, each signal in data path DQ0-63 may have as many as four stubs For systems containing a small number of memory modules, the daisy chain configuration described above may not present any problems However, in systems with a wide data bus and with many memory modules, a daisy chain configuration may present problems Each stub m a signal's path may cause undesirable effects such as distortion on signal edges This type of signal degradation may in turn cause system performance to suffer
SUMMARY OF THE INVENTION
[0009] Various embodiments of a memory subsystem including memory modules having multiple banks are disclosed In one embodiment, a memory subsystem includes a memory controller and a plurality of memory modules The plurality of memory modules may be coupled to the memory controller by a memory interconnect having a data path including a plurality of data bits Each of the plurality of memory modules includes a circuit board and a plurality of memory chips mounted to the circuit board The circuit board includes a connector edge for connection to the memory interconnect Each of the plurality of memory chips may be configured to store data in a plurality of storage locations Each of the plurality of memory modules may be coupled to a respective mutually exclusive subset of the plurality of data bits
BRIEF DESCRIPTION OF THE DRAWINGS
[0010] FIG 1 is a block diagram of one embodiment of a computer system [0011] FIG 2 is a block diagram of one embodiment of a memory subsystem [0012] FIG 3 is a block diagram of one embodiment of a memory subsystem [0013] FIG 4 is a block diagram of one embodiment of a memory module [0014] While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof are shown by way of example in the drawings and will herein be described in detail It should be understood, however, that the drawings and detailed description thereto are not intended to limit the invention to the particular form disclosed, but on the contrary, the intention is to cover all modifications, equivalents and alternatives falling within the spirit and scope of the present invention as defined by the appended claims
DETAILED DESCRIPTION [0015] Referring to FIG 3, a block diagram of one embodiment of a memory subsystem 300 is shown Memory subsystem 300 includes a memory controller 330 coupled to a system memory 340 via a data path including data signals DQ 0-n The data path may be part of a memory interconnect such as memory interconnect shown in FIG 3) may also be conveyed to each DIMM with system memory 340.
[0016] As described above in conjunction with the description of FIG. 1, memory controller 330 may generate memory request operations in response to receiving memory requests from such devices as processor 20A or 20B of FIG. 1, for example. It is noted that memory controller 330 may also receive requests from other sources such as an I/O device (not shown). Memory controller 330 may also schedule the requests and generate corresponding memory requests for transmission on memory interconnect 35. The requests may include address and control information For example, if the memory request is a memory read, memory controller 330 may generate one or more requests that include the requested address within system memory and corresponding control information such as such as start-read or pre-charge commands, for example. It is noted that memory controller 330 may be a stand alone integrated circuit chip or it may be included on the same integrated circuit chip as processor 20 A and/or 20B. [0017] In the illustrated embodiment, system memory 340 includes N dual in-line memory modules (DIMMs) designated DIMM 0 - N. It is noted that any number of DIMMs may be used. Each of DIMMs 0-N includes 16 memory integrated circuit chips, although it is noted that other embodiments are contemplated that include other numbers of memory chips on each DIMM. On DIMM 0, the memory chips are arranged into four groups of four chips and designated 0-3 The memory chips are examples of any type of DRAM chip such as synchronous DRAM (SDRAM) or double data rate (DDR) SDRAM, for example
[0018] In one embodiment, the data path conveys 16 data signals between memory controller 330 and each DIMM within system memory 340. For example, data path DQ0-15 is coupled between memory controller 330 and DIMM 0, DQ 16-31 is coupled between memory controller 330 and DIMM 1 and so on. Thus, in the illustrated embodiment, each group of data signals is a point-to-point data path from memory controller 330 to a respective DIMM It is noted that other embodiments are contemplated which include other numbers of data signals being conveyed to each DIMM [0019] In one embodiment, each DIMM of system memory 340 is arranged into 4 external banks, designated banks 0-3 Each bank includes four memory chips from each DIMM. In addition, each memory chip may have internal banks. Each DIMM receives a mutually exclusive subset of the total number of data signals DQ 0-n in the data path Therefore, each of banks 0-3 span across DIMM 0-n. In addition, depending upon the number of memory chips used on each DIMM, each bank may include other numbers of memory chips [0020] As described above, each connection point in a signal path may represent a stub in a transmission line, which may degrade signal integrity and system performance. By allowing an external bank to span all the DIMMs, a given group of data signals within a data path of a memory interconnect may be routed to a single DIMM This bank arrangement may eliminate connection points in each data signal path which may be present in a typical system memory which has external banks allocated to single DIMM. Thus by removing some of these stubs, overall memory performance may be increased due to improved signal integrity of the data signals. [0021] As will de described further below, each memory module may include logic (not shown in FIG 3) configured to control bank selection and addressing of the memory chips. In addition, dependent upon the type of DRAM memory chips used, address and control signals may include address (addr), row address strobe (ras), column address strobe (cas), write enable (we) and chip select (cs), for example. It is noted that although the above embodiment is described using DIMMs, it is contemplated that in alternative embodiments, other types of memory modules may be used.
[0022] Turning to FIG. 4, a block diagram of one embodiment of a memory module of FIG. 3 is shown. Components that correspond to those in FIG. 1 and FIG. 3 have been numbered identically for clarity and simplicity. Memory module 400 includes a plurality of memory chips, designated MC 0-15 coupled to a clock and control logic unit 410. Memory module 400 is coupled to receive address and control information and to receive and send data and data strobes via memory interconnect 435. It is noted that the physical arrangement of MC 0-15 and clock and control logic 410 shown in FIG. 4 is only an exemplary arrangement. It is contemplated that other embodiments may use other component arrangements. [0023] In the illustrated embodiment, MC 0-15 may be implemented in DDRSDRAM technology. Although it is noted that in other embodiments, MC 0-15 may be implemented in other types of DRAM. In such embodiments, other address and control signals (not shown) may be used.
[0024] Generally speaking, to access a DDRSDRAM device, a command encoding and an address must first be applied to the control and address inputs, respectively. The command is encoded using the control inputs. The address is then decoded, and data from the given address is accessed, typically in a burst mode.
[0025] In the illustrated embodiment, clock and control logic 410 may receive memory request encodings from a memory controller via memory interconnect 435. As described above, a memory request encoding may include an address and control information such as row address strobe (ras) column address strobe (cas), write enable (we) and chip select (cs) control signals. Clock and control logic 410 may generate appropriate control signals for accessing the appropriate bank of memory chips. In the illustrated embodiment, for example, write enable (WE), row address strobe (RAS), column address strobe (CAS) and chip selects (CS0, 1, 2 and 3) may be generated by clock and control logic 410 dependent upon the received address and control information. Further, clock and control logic 410 may receive clock signals such as elk 0 and clk_b 0 upon memory interconnect 435. Clock and control logic 410 may include clock logic such as a phase lock loop, for example, to generate clock signals for each of MC 0-15. It is noted that clock and control logic 410 may generate other signals (not shown) which may control MC 0-15 but have been left out for simplicity. A more detailed description of the operation of a DDRSDRAM device may be found in the JEDEC standard entitled "DDR SDRAM Specification" available from the JEDEC Solid State Technology Association.
[0026] In the illustrated embodiment, MC 0-15 are logically arranged into four external banks designated banks 0-3. Bank 0 includes MC 0, 4, 8 and 12. Bank 1 includes MC 1, 5, 9 and 13 and so on. It is noted that CS0 may enable bank 0, CS1 may enable bank 1, etc. As described above, memory module 400 is coupled only to one group of 16 data signals (e.g., DQ [15:0]) and each bank on a given memory module may be coupled to all 16 data signals connected to that memory module. For example, the data signals DQ [15:0] are distributed such that MC 0-3 are coupled to DQ [3:0], MC 4-7 are coupled to DQ [7:4], MC 8-11 are coupled to DQ [11:8] and MC 12-15 are coupled to DQ [15:12]. In addition, data strobes corresponding to each data signal (not shown) may be coupled to each of MC015.
[0027] In addition, memory module 400 may terminate each data signal and each data strobe signal. It is contemplated that in one embodiment, each memory module may include a plurality of termination devices 475 which may be mounted to the circuit board. In such an embodiment, each data signal DQn and each data strobe signal DQSn may be coupled to a respective termination device 475 such as a resistor divider or other suitable termination device, for example. In an alternative embodiment, each of memory chips MCO-15 may internally terminate the data and data strobe signals.
[0028] Although the embodiments above have been described in considerable detail, numerous variations and modifications will become apparent to those skilled in the art once the above disclosure is fully appreciated. It is intended that the following claims be interpreted to embrace all such variations and modifications.

Claims

WHAT IS CLAIMED IS:
1. A memory subsystem comprising: a memory controller; a plurality of memory modules coupled to said memory controller by a memory interconnect having a data path including a plurality of data bits; wherein each of said plurality of memory modules includes: a circuit board including a connector edge for connection to said memory interconnect; and a plurality of memory chips mounted to said circuit board, wherein each of said memory chips is configured to store data in a plurality of storage locations; wherein each of said plurality of memory modules is coupled to a respective mutually exclusive subset of said plurality of data bits.
2. The memory subsystem as recited in claim 1, wherein each of said plurality of memory chips belongs to a respective memory bank of a plurality of memory banks.
3. The memory subsystem as recited in claim 2, wherein each of said plurality of memory banks is coupled to each respective mutually exclusive subset of said plurality of data bits.
4. The memory subsystem as recited in claim 3, wherein each memory chip within a given respective memory bank is coupled to a different subset of said plurality of data bits.
5. The memory subsystem as recited in claim 4, wherein each of said plurality of memory modules further includes a control unit coupled to said plurality of memory chips and configured to access each of said plurality of memory banks dependent upon an address conveyed upon said memory interconnect.
6. The memory subsystem as recited in claim 5, wherein each of said plurality of memory modules is configured to store data corresponding to a range of addresses.
7. The memory subsystem as recited in claim 1 , wherein said connector edge of each of said plurality of memory modules is configured to be inserted into a corresponding socket.
8. The memory subsystem as recited in claim 1, wherein said plurality of memory modules includes ten memory modules.
9. The memory subsystem as recited in claim 1, wherein each of said plurality of memory modules includes a plurality of signal termination means for terminating each of said plurality of data bits.
10. The memory subsystem as recited in claim 1, wherein each of said plurality of signal termination means is coupled to a respective one of said plurality of data bits.
11. A computer system comprising: a processor configured to execute instructions; a memory subsystem coupled to said processor via a system bus, wherein said memory subsystem includes: a memory controller; a plurality of memory modules coupled to said memory controller by a memory interconnect having a data path including a plurality of data bits; wherein each of said plurality of memory modules includes: a circuit board including a connector edge for connection to said memory interconnect; and a plurality of memory chips mounted to said circuit board, wherein each of said memory chips is configured to store data in a plurality of storage locations; wherein each of said plurality of memory modules is coupled to a respective mutually exclusive subset of said plurality of data bits.
12. The computer system as recited in claim 11, wherein each of said plurality of memory chips belongs to a respective memory bank of a plurality of memory banks.
13. The computer system as recited in claim 12, wherein each of said plurality of memory banks is coupled to said respective mutually exclusive subset of said plurality of data bits.
14. The computer system as recited in claim 13, wherein each memory chip within a given respective memory bank is coupled to a different subset of said plurality of data bits.
15. The computer system as recited in claim 14, wherein each of said plurality of memory modules further includes a control unit coupled to said plurality of memory chips and configured to access each of said plurality of memory banks dependent upon an address conveyed upon said memory interconnect.
16. The computer system as recited in claim 15, wherein each of said plurality of banks is configured to store data corresponding to a range of addresses.
17. The computer system as recited in claim 11, wherein said connector edge of each of said plurality of memory modules is configured to be inserted into a corresponding socket.
18. The computer system as recited in claim 11, wherein said plurality of memory modules includes ten memory modules.
19. The computer system as recited in claim 11, wherein each of said plurality of memory modules includes a plurality of signal termination means for terminating each of said plurality of data bits.
20. The computer system as recited in claim 11, wherein each of said plurality of signal termination means is coupled to a respective one of said plurality of data bits.
PCT/US2003/038917 2002-12-23 2003-12-09 Memory subsystem including memory modules having multiple banks Ceased WO2004061671A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP03814665A EP1581877B1 (en) 2002-12-23 2003-12-09 Memory subsystem including memory modules having multiple banks
AU2003296314A AU2003296314A1 (en) 2002-12-23 2003-12-09 Memory subsystem including memory modules having multiple banks
DE60316190T DE60316190D1 (en) 2002-12-23 2003-12-09 STORAGE SYSTEM WITH MEMORY MODULES AND MULTIPLE MEMORY BENCHES

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/328,682 US6996686B2 (en) 2002-12-23 2002-12-23 Memory subsystem including memory modules having multiple banks
US10/328,682 2002-12-23

Publications (2)

Publication Number Publication Date
WO2004061671A2 true WO2004061671A2 (en) 2004-07-22
WO2004061671A3 WO2004061671A3 (en) 2004-11-11

Family

ID=32594548

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/038917 Ceased WO2004061671A2 (en) 2002-12-23 2003-12-09 Memory subsystem including memory modules having multiple banks

Country Status (6)

Country Link
US (1) US6996686B2 (en)
EP (1) EP1581877B1 (en)
AT (1) ATE372551T1 (en)
AU (1) AU2003296314A1 (en)
DE (1) DE60316190D1 (en)
WO (1) WO2004061671A2 (en)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040236921A1 (en) * 2003-05-20 2004-11-25 Bains Kuljit S. Method to improve bandwidth on a cache data bus
US7127547B2 (en) * 2003-09-30 2006-10-24 Agere Systems Inc. Processor with multiple linked list storage feature
US8250295B2 (en) 2004-01-05 2012-08-21 Smart Modular Technologies, Inc. Multi-rank memory module that emulates a memory module having a different number of ranks
US7286436B2 (en) * 2004-03-05 2007-10-23 Netlist, Inc. High-density memory module utilizing low-density memory components
US7532537B2 (en) * 2004-03-05 2009-05-12 Netlist, Inc. Memory module with a circuit providing load isolation and memory domain translation
US7916574B1 (en) 2004-03-05 2011-03-29 Netlist, Inc. Circuit providing load isolation and memory domain translation for memory module
US7289386B2 (en) * 2004-03-05 2007-10-30 Netlist, Inc. Memory module decoder
US20060136681A1 (en) * 2004-12-21 2006-06-22 Sanjeev Jain Method and apparatus to support multiple memory banks with a memory block
FR2882857B1 (en) * 2005-03-04 2007-04-13 Bull Sa Sa CONNECTING DEVICE FOR CONNECTING A MAIN CARD WITH A MEMORY CARD OF THE TYPE OF TWO SERIES OF MEMORY MODULES
CN103116565A (en) * 2005-04-21 2013-05-22 提琴存储器公司 Configurable switching element, interconnection network and interconnection method among networks
US9582449B2 (en) 2005-04-21 2017-02-28 Violin Memory, Inc. Interconnection system
US9384818B2 (en) 2005-04-21 2016-07-05 Violin Memory Memory power management
US7886813B2 (en) * 2005-06-29 2011-02-15 Intel Corporation Thermal interface material with carbon nanotubes and particles
FR2896077B1 (en) * 2006-01-11 2008-02-22 Bull Sa Sa CARD ARRANGEMENT WITH TOTALLY BUFFERIZED MEMORY MODULES AND USE OF A CHIP BETWEEN TWO CONSECUTIVE MODULES
US7349233B2 (en) * 2006-03-24 2008-03-25 Intel Corporation Memory device with read data from different banks
KR100833601B1 (en) * 2007-03-07 2008-05-30 삼성전자주식회사 Semiconductor Memory Systems and Memory Modules
US8417870B2 (en) * 2009-07-16 2013-04-09 Netlist, Inc. System and method of increasing addressable memory space on a memory board
US8516185B2 (en) 2009-07-16 2013-08-20 Netlist, Inc. System and method utilizing distributed byte-wise buffers on a memory module
US8154901B1 (en) 2008-04-14 2012-04-10 Netlist, Inc. Circuit providing load isolation and noise reduction
US9128632B2 (en) 2009-07-16 2015-09-08 Netlist, Inc. Memory module with distributed data buffers and method of operation
US20110060350A1 (en) * 2009-09-04 2011-03-10 Cost Containment, Inc. Suture passer device and suture needle
US9465756B2 (en) * 2009-12-23 2016-10-11 Violin Memory Inc. Configurable interconnection system
US8487657B1 (en) 2012-05-31 2013-07-16 Freescale Semiconductor, Inc. Dynamic logic circuit
US8487656B1 (en) * 2012-05-31 2013-07-16 Freescale Semiconductor, Inc. Dynamic logic circuit
CN110428855B (en) 2013-07-27 2023-09-22 奈特力斯股份有限公司 Memory modules with local separately synchronized
EP3069344B1 (en) * 2013-11-11 2019-01-09 Rambus Inc. High capacity memory system using standard controller component
US9730071B1 (en) * 2015-03-05 2017-08-08 Symantec Corporation Systems and methods for connecting purpose-built appliances to secure wireless networks
US11107507B2 (en) * 2019-06-21 2021-08-31 Micron Technology, Inc. Transmitting data signals on separate layers of a memory module, and related methods, systems and apparatuses

Family Cites Families (60)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US222665A (en) * 1879-12-16 Improvement in elevator-buckets
US507737A (en) * 1893-10-31 Sewing-machine feed
US4025903A (en) * 1973-09-10 1977-05-24 Computer Automation, Inc. Automatic modular memory address allocation system
US4376300A (en) * 1981-01-02 1983-03-08 Intel Corporation Memory system employing mostly good memories
US4584681A (en) * 1983-09-02 1986-04-22 International Business Machines Corporation Memory correction scheme using spare arrays
US4747070A (en) * 1984-01-09 1988-05-24 Wang Laboratories, Inc. Reconfigurable memory system
US4604751A (en) * 1984-06-29 1986-08-05 International Business Machines Corporation Error logging memory system for avoiding miscorrection of triple errors
GB2226665A (en) * 1988-12-30 1990-07-04 Copam Electronics Corp Computer memory structure
US5058115A (en) * 1989-03-10 1991-10-15 International Business Machines Corp. Fault tolerant computer memory systems and components employing dual level error correction and detection with lock-up feature
US5228046A (en) * 1989-03-10 1993-07-13 International Business Machines Fault tolerant computer memory systems and components employing dual level error correction and detection with disablement feature
JPH0814985B2 (en) * 1989-06-06 1996-02-14 富士通株式会社 Semiconductor memory device
US5077737A (en) 1989-08-18 1991-12-31 Micron Technology, Inc. Method and apparatus for storing digital data in off-specification dynamic random access memory devices
US5089993B1 (en) * 1989-09-29 1998-12-01 Texas Instruments Inc Memory module arranged for data and parity bits
EP0459521B1 (en) * 1990-06-01 1997-03-12 Nec Corporation Semiconductor memory device with a redundancy circuit
US5164944A (en) * 1990-06-08 1992-11-17 Unisys Corporation Method and apparatus for effecting multiple error correction in a computer memory
US5291496A (en) * 1990-10-18 1994-03-01 The United States Of America As Represented By The United States Department Of Energy Fault-tolerant corrector/detector chip for high-speed data processing
US5276834A (en) * 1990-12-04 1994-01-04 Micron Technology, Inc. Spare memory arrangement
US5233614A (en) * 1991-01-07 1993-08-03 International Business Machines Corporation Fault mapping apparatus for memory
US5265218A (en) * 1992-05-19 1993-11-23 Sun Microsystems, Inc. Bus architecture for integrated data and video memory
US5270964A (en) * 1992-05-19 1993-12-14 Sun Microsystems, Inc. Single in-line memory module
US5490155A (en) * 1992-10-02 1996-02-06 Compaq Computer Corp. Error correction system for n bits using error correcting code designed for fewer than n bits
US5909541A (en) * 1993-07-14 1999-06-01 Honeywell Inc. Error detection and correction for data stored across multiple byte-wide memory devices
GB2289779B (en) * 1994-05-24 1999-04-28 Intel Corp Method and apparatus for automatically scrubbing ECC errors in memory via hardware
EP0721162A2 (en) * 1995-01-06 1996-07-10 Hewlett-Packard Company Mirrored memory dual controller disk storage system
US5640353A (en) * 1995-12-27 1997-06-17 Act Corporation External compensation apparatus and method for fail bit dynamic random access memory
US5758056A (en) * 1996-02-08 1998-05-26 Barr; Robert C. Memory system having defective address identification and replacement
JP3862330B2 (en) * 1996-05-22 2006-12-27 富士通株式会社 Semiconductor memory device
KR100203145B1 (en) * 1996-06-29 1999-06-15 김영환 Bank Dispersion Method of Semiconductor Memory Devices
US5864569A (en) * 1996-10-18 1999-01-26 Micron Technology, Inc. Method and apparatus for performing error correction on data read from a multistate memory
US6038680A (en) * 1996-12-11 2000-03-14 Compaq Computer Corporation Failover memory for a computer system
US6076182A (en) * 1996-12-16 2000-06-13 Micron Electronics, Inc. Memory fault correction system and method
US5978952A (en) * 1996-12-31 1999-11-02 Intel Corporation Time-distributed ECC scrubbing to correct memory errors
US5923682A (en) * 1997-01-29 1999-07-13 Micron Technology, Inc. Error correction chip for memory applications
US5872790A (en) * 1997-02-28 1999-02-16 International Business Machines Corporation ECC memory multi-bit error generator
US6202110B1 (en) * 1997-03-31 2001-03-13 International Business Machines Corporation Memory cards with symmetrical pinout for back-to-back mounting in computer system
JPH10302497A (en) * 1997-04-28 1998-11-13 Fujitsu Ltd Substitute method for defective address, semiconductor memory device, and semiconductor device
DE69827949T2 (en) * 1997-07-28 2005-10-27 Intergraph Hardware Technologies Co., Las Vegas DEVICE AND METHOD FOR DETECTING AND REPORTING MEMORY ERRORS
US6065102A (en) * 1997-09-12 2000-05-16 Adaptec, Inc. Fault tolerant multiple client memory arbitration system capable of operating multiple configuration types
US5953265A (en) * 1997-09-29 1999-09-14 Emc Corporation Memory having error detection and correction
US6223301B1 (en) * 1997-09-30 2001-04-24 Compaq Computer Corporation Fault tolerant memory
US6401167B1 (en) * 1997-10-10 2002-06-04 Rambus Incorporated High performance cost optimized memory
US5987628A (en) * 1997-11-26 1999-11-16 Intel Corporation Method and apparatus for automatically correcting errors detected in a memory subsystem
US6018817A (en) * 1997-12-03 2000-01-25 International Business Machines Corporation Error correcting code retrofit method and apparatus for multiple memory configurations
KR100266748B1 (en) * 1997-12-31 2000-10-02 윤종용 Semiconductor memory device and error correction method thereof
US6044483A (en) 1998-01-29 2000-03-28 International Business Machines Corporation Error propagation operating mode for error correcting code retrofit apparatus
US6052818A (en) * 1998-02-27 2000-04-18 International Business Machines Corporation Method and apparatus for ECC bus protection in a computer system with non-parity memory
US6070255A (en) 1998-05-28 2000-05-30 International Business Machines Corporation Error protection power-on-self-test for memory cards having ECC on board
US6167495A (en) * 1998-08-27 2000-12-26 Micron Technology, Inc. Method and apparatus for detecting an initialization signal and a command packet error in packetized dynamic random access memories
US6141789A (en) * 1998-09-24 2000-10-31 Sun Microsystems, Inc. Technique for detecting memory part failures and single, double, and triple bit errors
WO2000041182A1 (en) * 1998-12-30 2000-07-13 Intel Corporation Memory array organization
JP2000215687A (en) * 1999-01-21 2000-08-04 Fujitsu Ltd Memory device having redundant cells
US6125422A (en) * 1999-03-17 2000-09-26 Rambus Inc Dependent bank memory controller method and apparatus
US6181614B1 (en) * 1999-11-12 2001-01-30 International Business Machines Corporation Dynamic repair of redundant memory array
US6785835B2 (en) * 2000-01-25 2004-08-31 Hewlett-Packard Development Company, L.P. Raid memory
US6715116B2 (en) * 2000-01-26 2004-03-30 Hewlett-Packard Company, L.P. Memory data verify operation
US6651138B2 (en) * 2000-01-27 2003-11-18 Hewlett-Packard Development Company, L.P. Hot-plug memory catridge power control logic
US6496380B1 (en) * 2000-08-24 2002-12-17 High Connection Density, Inc. High capacity memory module with high electrical design margins
US6775791B2 (en) * 2001-01-26 2004-08-10 Dell Products L.P. Replaceable memory modules with parity-based data recovery
US6725314B1 (en) * 2001-03-30 2004-04-20 Sun Microsystems, Inc. Multi-bank memory subsystem employing an arrangement of multiple memory modules
US20040003165A1 (en) * 2002-06-28 2004-01-01 Schulz Jurgen M. Memory subsystem including error correction

Also Published As

Publication number Publication date
ATE372551T1 (en) 2007-09-15
EP1581877B1 (en) 2007-09-05
AU2003296314A8 (en) 2004-07-29
EP1581877A2 (en) 2005-10-05
US6996686B2 (en) 2006-02-07
US20040123016A1 (en) 2004-06-24
AU2003296314A1 (en) 2004-07-29
WO2004061671A3 (en) 2004-11-11
DE60316190D1 (en) 2007-10-18

Similar Documents

Publication Publication Date Title
EP1581877B1 (en) Memory subsystem including memory modules having multiple banks
US7433992B2 (en) Command controlling different operations in different chips
US7574555B2 (en) Memory system having daisy chained memory controllers
US6981089B2 (en) Memory bus termination with memory unit having termination control
JP7730283B2 (en) Distributing Error Detection and Correction (ECC) Bits to Allocate ECC Bits to Metadata
EP1232439B1 (en) A memory expansion module with stacked memory packages
US8750010B2 (en) Memory modules and memory devices having memory device stacks, and method of forming same
US8819356B2 (en) Configurable multirank memory system with interface circuit
US6895474B2 (en) Synchronous DRAM with selectable internal prefetch size
EP0549139B1 (en) Programmable memory timing
US20110208900A1 (en) Methods and systems utilizing nonvolatile memory in a computer system main memory
GB2406409A (en) Single rank memory module for use in a two-rank memory module system
US5446860A (en) Apparatus for determining a computer memory configuration of memory modules using presence detect bits shifted serially into a configuration register
US20090085604A1 (en) Multiple address outputs for programming the memory register set differently for different dram devices
WO2006130762A2 (en) Capacity-expanding memory device
US5446691A (en) Interleave technique for accessing digital memory
JP5087886B2 (en) Memory control device
CN113946371A (en) Parallel boot execution of memory devices
US20080183985A1 (en) Rank Select Operation Between an XIO Interface and a Double Data Rate Interface
JP2004524628A (en) Multi-bank memory subsystem with multiple memory modules arranged
US20170147230A1 (en) Memory device and memory system having heterogeneous memories
US5621678A (en) Programmable memory controller for power and noise reduction
US5586300A (en) Flexible addressing memory controller wherein multiple memory modules may be accessed according to comparison of configuration addresses
US11631443B2 (en) Semiconductor device and electronic device with serial, data transfer mechanism
JP5043360B2 (en) Memory module having a predetermined pin arrangement

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2003814665

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2003814665

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP

WWG Wipo information: grant in national office

Ref document number: 2003814665

Country of ref document: EP