WO2004112098A3 - Digital programmable gain stage with high resolution for cmos image sensors - Google Patents

Digital programmable gain stage with high resolution for cmos image sensors Download PDF

Info

Publication number
WO2004112098A3
WO2004112098A3 PCT/US2004/018591 US2004018591W WO2004112098A3 WO 2004112098 A3 WO2004112098 A3 WO 2004112098A3 US 2004018591 W US2004018591 W US 2004018591W WO 2004112098 A3 WO2004112098 A3 WO 2004112098A3
Authority
WO
WIPO (PCT)
Prior art keywords
gain
digital programmable
high resolution
image sensors
cmos image
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2004/018591
Other languages
French (fr)
Other versions
WO2004112098A2 (en
Inventor
Markus Loose
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Altasens Inc
Original Assignee
Altasens Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Altasens Inc filed Critical Altasens Inc
Priority to JP2006533723A priority Critical patent/JP2007500995A/en
Priority to EP04754997A priority patent/EP1631993A2/en
Publication of WO2004112098A2 publication Critical patent/WO2004112098A2/en
Anticipated expiration legal-status Critical
Publication of WO2004112098A3 publication Critical patent/WO2004112098A3/en
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
    • H04N23/70—Circuitry for compensating brightness variation in the scene
    • H04N23/72—Combination of two or more compensation controls

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Picture Signal Circuits (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)
  • Studio Devices (AREA)
  • Control Of Amplification And Gain Control (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

A digital programmable gain stage for adjusting the gain of an input signal. A fine gain adjustment circuit (16) sets gains between 1 and 2 (0-6dB). A coarse gain adjustment stage adjusts the gain by multiples of 2. An input is multiplied by the fine gain adjustment factor, and then the coarse gain adjustment stage multiplies (24) or divides (28) the result by a multiple of 2. This architecture allows for gain adjustments from -24dB to +66dB in steps of 0.006dB, using 14 bit resolution. Any number gain ranges and gain resolutions are feasible with the current design by changing the bit width of the individual components
PCT/US2004/018591 2003-06-11 2004-06-10 Digital programmable gain stage with high resolution for cmos image sensors Ceased WO2004112098A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2006533723A JP2007500995A (en) 2003-06-11 2004-06-10 High resolution digitally programmed gain stage for CMOS image sensors
EP04754997A EP1631993A2 (en) 2003-06-11 2004-06-10 Digital programmable gain stage with high resolution for cmos image sensors

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/460,014 US20040252209A1 (en) 2003-06-11 2003-06-11 Digital programmable gain stage with high resolution for CMOS image sensors
US10/460,014 2003-06-11

Publications (2)

Publication Number Publication Date
WO2004112098A2 WO2004112098A2 (en) 2004-12-23
WO2004112098A3 true WO2004112098A3 (en) 2006-05-11

Family

ID=33510917

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2004/018591 Ceased WO2004112098A2 (en) 2003-06-11 2004-06-10 Digital programmable gain stage with high resolution for cmos image sensors

Country Status (4)

Country Link
US (1) US20040252209A1 (en)
EP (1) EP1631993A2 (en)
JP (1) JP2007500995A (en)
WO (1) WO2004112098A2 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7321912B2 (en) * 2003-06-24 2008-01-22 Texas Instruments Incorporated Device with dB-to-linear gain conversion
US7046284B2 (en) * 2003-09-30 2006-05-16 Innovative Technology Licensing Llc CMOS imaging system with low fixed pattern noise
US9176006B2 (en) * 2008-01-15 2015-11-03 Mobileye Vision Technologies Ltd. Detection and classification of light sources using a diffraction grating
US8441387B2 (en) * 2011-01-31 2013-05-14 SK Hynix Inc. Continuous ramp generator design and its calibration for CMOS image sensors using single-ramp ADCs
US9247170B2 (en) 2012-09-20 2016-01-26 Semiconductor Components Industries, Llc Triple conversion gain image sensor pixels
US9277147B2 (en) 2013-08-23 2016-03-01 Semiconductor Components Industries, Llc Multimode pixel readout for enhanced dynamic range

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5874994A (en) * 1995-06-30 1999-02-23 Eastman Kodak Company Filter employing arithmetic operations for an electronic sychronized digital camera
US6049355A (en) * 1996-04-12 2000-04-11 Sony Corporation Apparatus and method for clamping an image signal
US6882363B1 (en) * 1999-01-29 2005-04-19 Matsushita Electric Industrial Co., Ltd. Video signal processing apparatus
US6952240B2 (en) * 2001-05-18 2005-10-04 Exar Corporation Image sampling circuit with a blank reference combined with the video input

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4731851A (en) * 1986-09-24 1988-03-15 Rca Corporation Digital signal gain control circuitry for varying digital signals in substantially equal db steps
JPH088505B2 (en) * 1991-10-03 1996-01-29 インターナショナル・ビジネス・マシーンズ・コーポレイション Apparatus and method for controlling volume of digital audio signal
US6275259B1 (en) * 1998-02-02 2001-08-14 International Business Machines Corporation Digital automatic gain control circuit for image system
US20020176009A1 (en) * 1998-05-08 2002-11-28 Johnson Sandra Marie Image processor circuits, systems, and methods
US6750906B1 (en) * 1998-05-08 2004-06-15 Cirrus Logic, Inc. Histogram-based automatic gain control method and system for video applications
US6650364B1 (en) * 1998-05-08 2003-11-18 Cirrus Logic, Inc. Selectable threshold multimode gain control apparatus and method for setting mutually continuous analog, digital, and shutter gain levels
JP4454750B2 (en) * 1999-12-28 2010-04-21 日本バーブラウン株式会社 Front-end signal processing method and apparatus for image sensor
US6400301B1 (en) * 2000-09-07 2002-06-04 Texas Instruments Incorporated amplifying signals in switched capacitor environments
US6617567B2 (en) * 2001-06-22 2003-09-09 Texas Instruments Incorporated Analog pre-processor with improved input common mode range

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5874994A (en) * 1995-06-30 1999-02-23 Eastman Kodak Company Filter employing arithmetic operations for an electronic sychronized digital camera
US6049355A (en) * 1996-04-12 2000-04-11 Sony Corporation Apparatus and method for clamping an image signal
US6882363B1 (en) * 1999-01-29 2005-04-19 Matsushita Electric Industrial Co., Ltd. Video signal processing apparatus
US6952240B2 (en) * 2001-05-18 2005-10-04 Exar Corporation Image sampling circuit with a blank reference combined with the video input

Also Published As

Publication number Publication date
WO2004112098A2 (en) 2004-12-23
EP1631993A2 (en) 2006-03-08
US20040252209A1 (en) 2004-12-16
JP2007500995A (en) 2007-01-18

Similar Documents

Publication Publication Date Title
US20070030262A1 (en) Semiconductor integrated circuit device
JP2017188817A (en) Signal processing device, photoelectric conversion element, image reading device, image formation device, and signal processing method
JP4682750B2 (en) DA converter
CN100542039C (en) Gain Compensation Apparatus and Method
US5053771A (en) Adaptive dual range analog to digital converter
JP6128493B2 (en) Ramp generation circuit and solid-state imaging device
US20070146395A1 (en) Gamma control circuit and method thereof
US20040239783A1 (en) Semiconductor integrated circuit device
US6952240B2 (en) Image sampling circuit with a blank reference combined with the video input
WO2011021320A1 (en) Voltage generation circuit, digital-analog converter, ramp wave generation circuit, analog-digital converter, image sensor system and voltage generation method
CN101360181A (en) Reference voltage circuit and image capture circuit
JP2006020282A (en) Analog-to-digital converter, signal processing system using the same, and imaging device
WO2004112098A3 (en) Digital programmable gain stage with high resolution for cmos image sensors
JP2008193743A (en) Signal processing system, and imaging apparatus
KR100932597B1 (en) Sound quality adjustment circuit and signal characteristic adjustment circuit
JP2007116493A (en) Offset canceller
US7515310B2 (en) Programmable gain amplifier with hybrid digital/analog architecture
AU2003240351A1 (en) Digitally-controlled oscillator
US9866235B2 (en) Digital to analog converter
EP3262849B1 (en) Integrated circuit arrangement for a microphone, microphone system and method for adjusting one or more circuit parameters of the microphone system
EP1732353A3 (en) Recording device and adjustment method of audio input signals of the recording device
JP2010226454A (en) Gain control circuit and electronic volume circuit having the same
WO2009072197A1 (en) Digital filter, precoder, and transmission system
TW200618624A (en) Solid state imaging device, control circuit and method for controlling solid state imaging element
JP2009207083A (en) Amplifier circuit

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2004754997

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2006533723

Country of ref document: JP

WWP Wipo information: published in national office

Ref document number: 2004754997

Country of ref document: EP