WO2006059280A3 - Turbo decoder with stake heritage for data block redundant version decoding - Google Patents

Turbo decoder with stake heritage for data block redundant version decoding Download PDF

Info

Publication number
WO2006059280A3
WO2006059280A3 PCT/IB2005/053963 IB2005053963W WO2006059280A3 WO 2006059280 A3 WO2006059280 A3 WO 2006059280A3 IB 2005053963 W IB2005053963 W IB 2005053963W WO 2006059280 A3 WO2006059280 A3 WO 2006059280A3
Authority
WO
WIPO (PCT)
Prior art keywords
redundant version
decoding
block
received
data block
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/IB2005/053963
Other languages
French (fr)
Other versions
WO2006059280A2 (en
Inventor
Andrea Ancora
Fabrizio Tomatis
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Priority to JP2007543964A priority Critical patent/JP2008522528A/en
Priority to EP05825379A priority patent/EP1820276A2/en
Priority to CN2005800412547A priority patent/CN101069357B/en
Priority to US11/720,830 priority patent/US7984365B2/en
Publication of WO2006059280A2 publication Critical patent/WO2006059280A2/en
Publication of WO2006059280A3 publication Critical patent/WO2006059280A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
    • H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
    • H04L1/18—Automatic repetition systems, e.g. Van Duuren systems
    • H04L1/1829—Arrangements specially adapted for the receiver end
    • H04L1/1835—Buffer management
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2957—Turbo codes and decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2957—Turbo codes and decoding
    • H03M13/2975—Judging correct decoding, e.g. iteration stopping criteria
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/3723—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35 using means or methods for the initialisation of the decoder
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/3972—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using sliding window techniques or parallel windows
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0045—Arrangements at the receiver end
    • H04L1/0047—Decoding adapted to other signal detection operation
    • H04L1/005—Iterative decoding, including iteration between signal detection and decoding operation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0064—Concatenated codes
    • H04L1/0066—Parallel concatenated codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63—Joint error correction and other techniques
    • H03M13/6306—Error control coding in combination with Automatic Repeat reQuest [ARQ] and diversity transmission, e.g. coding schemes for the multiple transmission of the same information or the transmission of incremental redundancy
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/08—Arrangements for detecting or preventing errors in the information received by repeating transmission, e.g. Verdan system
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
    • H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
    • H04L1/18—Automatic repetition systems, e.g. Van Duuren systems
    • H04L1/1812—Hybrid protocols; Hybrid automatic repeat request [HARQ]

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Detection And Correction Of Errors (AREA)

Abstract

An iterative decoding device (ITD) for a communication receiver comprises: i) a means (SISO1, SISO2, DIl, DI2, Il, 12) for decoding received encoded data blocks by means of a so-called next iteration initialization mechanism, a control means (CM) arranged to choose one of the first and second hard decision bits in order for the validity of a CRC field, associated to this received data block, to be checked, and Ëi) a first memory means (M1). The control means (CM) is also arranged, when the CRC field of a block is invalid, - to order the decoding means to store the final stakes associated to the block in the first memory means (Ml), - to require the transmission of a redundant version of the block, and - when the redundant version is received, to initialize the decoding means (SISOl) with the stored final stakes before it applies the next iteration initialization mechanism to the received redundant version.
PCT/IB2005/053963 2004-12-02 2005-11-30 Turbo decoder with stake heritage for data block redundant version decoding Ceased WO2006059280A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2007543964A JP2008522528A (en) 2004-12-02 2005-11-30 Stake inheritance turbo decoder for data block redundancy version decoding
EP05825379A EP1820276A2 (en) 2004-12-02 2005-11-30 Turbo decoder with stake heritage for data block redundant version decoding
CN2005800412547A CN101069357B (en) 2004-12-02 2005-11-30 Turbo decoder for data block redundant version decoding
US11/720,830 US7984365B2 (en) 2004-12-02 2005-11-30 Turbo decoder with stake heritage for data block redundant version decoding

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP04300839 2004-12-02
EP04300839.0 2004-12-02

Publications (2)

Publication Number Publication Date
WO2006059280A2 WO2006059280A2 (en) 2006-06-08
WO2006059280A3 true WO2006059280A3 (en) 2007-02-08

Family

ID=36565421

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2005/053963 Ceased WO2006059280A2 (en) 2004-12-02 2005-11-30 Turbo decoder with stake heritage for data block redundant version decoding

Country Status (5)

Country Link
US (1) US7984365B2 (en)
EP (1) EP1820276A2 (en)
JP (1) JP2008522528A (en)
CN (1) CN101069357B (en)
WO (1) WO2006059280A2 (en)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8050363B2 (en) * 2007-05-04 2011-11-01 Amicos Wireless Technology Ltd. Turbo decoder and method for turbo decoding a double-binary circular recursive systematic convolutional encoded signal
EP2218186B1 (en) * 2007-12-12 2018-03-14 Telefonaktiebolaget LM Ericsson (publ) Method and arrangement for improved turbo decoding
WO2009104764A1 (en) * 2008-02-21 2009-08-27 シャープ株式会社 Communication device, communication system, reception method, and program
JP5476902B2 (en) * 2009-09-30 2014-04-23 富士通株式会社 Turbo decoding apparatus and communication apparatus
WO2015072905A1 (en) * 2013-11-12 2015-05-21 Telefonaktiebolaget L M Ericsson (Publ) Devices and methods for handling blind (re)transmissions in a network
CN104753653B (en) * 2013-12-31 2019-07-12 中兴通讯股份有限公司 A kind of method, apparatus and reception side apparatus of solution rate-matched
US20160173130A1 (en) * 2014-12-10 2016-06-16 Qualcomm Incorporated Early decode attempt of lower rate lte code blocks that are repeat combined multiple times
EP3273604B1 (en) * 2016-07-18 2019-10-16 Intel IP Corporation Trellis decoding with trellis state reduction based on a-priori knowledge of control channel bits
CN111385057B (en) 2018-12-27 2023-05-09 中兴通讯股份有限公司 A data retransmission decoding method, device, system and communication equipment
EP3895323B1 (en) * 2019-01-11 2025-06-25 Huawei Technologies Co., Ltd. Data retransmission in wireless network
CN112118012B (en) * 2019-06-20 2025-04-01 中兴通讯股份有限公司 Method and device for determining the number of decoder iterations

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003098811A2 (en) * 2002-05-17 2003-11-27 Koninklijke Philips Electronics N.V. Memory for turbo decoder
WO2004028004A2 (en) * 2002-09-18 2004-04-01 Koninklijke Philips Electronics N.V. Method for decoding data using windows of data
US6732327B1 (en) * 2000-05-05 2004-05-04 Nokia Networks Oy Scaled-feedback turbo decoder

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10894A (en) * 1854-05-09 Apparatus
US111659A (en) * 1871-02-07 Improvement in faucets
JP3728858B2 (en) * 1996-12-20 2005-12-21 ソニー株式会社 Arithmetic method of arithmetic device, storage medium, and arithmetic device
WO2000027037A2 (en) * 1998-11-05 2000-05-11 Qualcomm Incorporated Efficient iterative decoding
US6754290B1 (en) * 1999-03-31 2004-06-22 Qualcomm Incorporated Highly parallel map decoder
US6898254B2 (en) 2000-01-31 2005-05-24 Texas Instruments Incorporated Turbo decoder stopping criterion improvement
JP4389373B2 (en) * 2000-10-11 2009-12-24 ソニー株式会社 Decoder for iterative decoding of binary cyclic code
US20030101402A1 (en) * 2001-10-25 2003-05-29 Cute Ltd. Hard-output iterative decoder
US6954832B2 (en) * 2002-05-31 2005-10-11 Broadcom Corporation Interleaver for iterative decoder
JP2004153354A (en) * 2002-10-29 2004-05-27 Mitsubishi Electric Corp Receiving device, decoding device, communication system, and decoding method
US7055102B2 (en) 2002-12-06 2006-05-30 Sandbridge Technologies, Inc. Turbo decoder using parallel processing

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6732327B1 (en) * 2000-05-05 2004-05-04 Nokia Networks Oy Scaled-feedback turbo decoder
WO2003098811A2 (en) * 2002-05-17 2003-11-27 Koninklijke Philips Electronics N.V. Memory for turbo decoder
WO2004028004A2 (en) * 2002-09-18 2004-04-01 Koninklijke Philips Electronics N.V. Method for decoding data using windows of data

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
"Universal Mobile Telecommunications System (UMTS)", ETSI STANDARDS, EUROPEAN TELECOMMUNICATIONS STANDARDS INSTITUTE, SOPHIA-ANTIPO, FR, vol. 3-R1, no. V590, June 2004 (2004-06-01), XP014016688, ISSN: 0000-0001 *
FRENGER P ET AL: "Performance comparison of HARQ with chase combining and incremental redundancy for HSDPA", VTC FALL 2001. IEEE 54TH. VEHICULAR TECHNOLOGY CONFERENCE. PROCEEDINGS. ATLANTIC CITY, NJ, OCT. 7 - 11, 2001, IEEE VEHICULAR TECHNOLGY CONFERENCE, NEW YORK, NY : IEEE, US, vol. VOL. 1 OF 4. CONF. 54, 7 October 2001 (2001-10-07), pages 1829 - 1833, XP010562280, ISBN: 0-7803-7005-8 *
M. MARANDIAN ET AL.: "Performance analysis of turbo decoder for 3GPP standard using the sliding window algorithm", 12TH IEEE INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR AND MOBILE RADIO COMMUNICATIONS. PIMRC 2001., 30 September 2001 (2001-09-30), San Diego, pages E-127 - E-131, XP002403879, Retrieved from the Internet <URL:http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=965275> [retrieved on 20061020] *

Also Published As

Publication number Publication date
EP1820276A2 (en) 2007-08-22
WO2006059280A2 (en) 2006-06-08
CN101069357A (en) 2007-11-07
JP2008522528A (en) 2008-06-26
CN101069357B (en) 2011-09-14
US20100241935A1 (en) 2010-09-23
US7984365B2 (en) 2011-07-19

Similar Documents

Publication Publication Date Title
WO2006059280A3 (en) Turbo decoder with stake heritage for data block redundant version decoding
US8037388B2 (en) Method and device for layered decoding of a succession of blocks encoded with an LDPC code
BR0212645A (en) Pipe architecture for maximum posterior decoders (map)
US8046658B2 (en) Method and device for decoding blocks encoded with an LDPC code
WO2006135878B1 (en) In-place transformations with applications to encoding and decoding various classes of codes
EP1883161B1 (en) Combined LDPC (low density parity check) encoder and syndrome checker
US20040258139A1 (en) Method and apparatus for near-optimal scaling of log-likelihood ratio (LLR) computation in turbo decoding for hybrid automatic repeat request (ARQ)
AU7778400A (en) Interleaver and method for interleaving an input data bit sequence using a codedstoring of symbol and additional information
AU4372500A (en) Highly parallel map decoder
WO2006016751A3 (en) Method of encoding and decoding using low density parity check matrix
JP2003528477A (en) Partitioned deinterleaver memory for map decoder
US6434203B1 (en) Memory architecture for map decoder
US20090024909A1 (en) Turbo coding having combined turbo de-padding and rate matching de-padding
CN108289006B (en) Method and apparatus for data processing in a communication system
EP4057515A1 (en) Devices and methods for encoding and decoding
JP3256388B2 (en) Initial traceback saves power and time
WO2008045292A3 (en) Error correction decoding methods and apparatus
WO2002041563A3 (en) Turbo decoding apparatus and method implementing stopping rule with circular redundancy code signature comparison
US20080086674A1 (en) Reduced complexity ARP (almost regular permutation) interleaves providing flexible granularity and parallelism adaptable to any possible turbo code block size
US7743287B2 (en) Using SAM in error correcting code encoder and decoder implementations
AU766116B2 (en) Memory architecture for map decoder
KR20090044178A (en) Parallel Latin Dustproof Interleaving Method and Device in Communication System
CN101753153B (en) Turbo code encoder, decoder, encoding method and decoding method
US6857101B1 (en) Apparatus and method of storing reference vector of state metric
CN201018490Y (en) TD-SCDMA/3G hard core turbo code translator

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KN KP KR KZ LC LK LR LS LT LU LV LY MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

WWE Wipo information: entry into national phase

Ref document number: 2005825379

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 200580041254.7

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 2007543964

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWP Wipo information: published in national office

Ref document number: 2005825379

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 11720830

Country of ref document: US