WO2009060763A1 - クロックデータ復元装置 - Google Patents

クロックデータ復元装置 Download PDF

Info

Publication number
WO2009060763A1
WO2009060763A1 PCT/JP2008/069555 JP2008069555W WO2009060763A1 WO 2009060763 A1 WO2009060763 A1 WO 2009060763A1 JP 2008069555 W JP2008069555 W JP 2008069555W WO 2009060763 A1 WO2009060763 A1 WO 2009060763A1
Authority
WO
WIPO (PCT)
Prior art keywords
equalizer
clock
restoration device
sampler
data restoration
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2008/069555
Other languages
English (en)
French (fr)
Inventor
Seiichi Ozawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
THine Electronics Inc
Original Assignee
THine Electronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by THine Electronics Inc filed Critical THine Electronics Inc
Priority to KR1020097020489A priority Critical patent/KR101397741B1/ko
Priority to EP08847479.6A priority patent/EP2131523B1/en
Priority to US12/594,916 priority patent/US8331513B2/en
Priority to CN2008800116212A priority patent/CN101652955B/zh
Publication of WO2009060763A1 publication Critical patent/WO2009060763A1/ja
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/08Modifications for reducing interference; Modifications for reducing effects due to line faults ; Receiver end arrangements for detecting or overcoming line faults
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/04Speed or phase control by synchronisation signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006Arrangements for removing intersymbol interference
    • H04L25/03012Arrangements for removing intersymbol interference operating in the time domain
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0079Receiver details
    • H04L7/0083Receiver details taking measures against momentary loss of synchronisation, e.g. inhibiting the synchronisation, using idle words or using redundant clocks
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0079Receiver details
    • H04L7/0087Preprocessing of received signal for synchronisation, e.g. by code conversion, pulse generation or edge detection

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

 クロックデータ復元装置1は、入力したデジタル信号に基づいてクロック信号およびデータを復元する装置であって、イコライザ部10,サンプラ部20,クロック生成部30,イコライザ制御部40および位相モニタ部50を備える。サンプラ部20およびクロック生成部30によるループ処理により、入力デジタル信号に基づいて復元されたクロック信号として、クロック信号CKまたはCKXが生成される。イコライザ部10,サンプラ部20およびイコライザ制御部30によるループ処理により、イコライザ部10におけるデジタル信号のうちの高周波成分のレベル調整量の制御が行われる。
PCT/JP2008/069555 2007-11-06 2008-10-28 クロックデータ復元装置 Ceased WO2009060763A1 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR1020097020489A KR101397741B1 (ko) 2007-11-06 2008-10-28 클록 데이터 복원 장치
EP08847479.6A EP2131523B1 (en) 2007-11-06 2008-10-28 Clock data restoration device
US12/594,916 US8331513B2 (en) 2007-11-06 2008-10-28 Clock data restoration device
CN2008800116212A CN101652955B (zh) 2007-11-06 2008-10-28 时钟数据恢复装置

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007289011A JP4558028B2 (ja) 2007-11-06 2007-11-06 クロックデータ復元装置
JP2007-289011 2007-11-06

Publications (1)

Publication Number Publication Date
WO2009060763A1 true WO2009060763A1 (ja) 2009-05-14

Family

ID=40625657

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2008/069555 Ceased WO2009060763A1 (ja) 2007-11-06 2008-10-28 クロックデータ復元装置

Country Status (7)

Country Link
US (1) US8331513B2 (ja)
EP (1) EP2131523B1 (ja)
JP (1) JP4558028B2 (ja)
KR (1) KR101397741B1 (ja)
CN (1) CN101652955B (ja)
TW (1) TWI405447B (ja)
WO (1) WO2009060763A1 (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2015156089A1 (ja) * 2014-04-10 2015-10-15 ザインエレクトロニクス株式会社 受信装置
US10148418B2 (en) 2014-04-09 2018-12-04 Thine Electronics, Inc. Receiving device

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7639736B2 (en) * 2004-05-21 2009-12-29 Rambus Inc. Adaptive receive-side equalization
JP5540472B2 (ja) * 2008-06-06 2014-07-02 ソニー株式会社 シリアルデータ受信機、利得制御回路および利得制御方法
TWI451102B (zh) * 2009-09-24 2014-09-01 Hon Hai Prec Ind Co Ltd 對串列訊號進行測試的資料處理設備及方法
KR101161314B1 (ko) 2010-05-14 2012-07-02 전자부품연구원 비정수 샘플링 방식의 클록 데이터 복원장치
CN103053140B (zh) 2010-08-03 2015-01-28 松下电器产业株式会社 自适应型接收系统及自适应型收发系统
CN102594340B (zh) * 2011-01-17 2015-05-27 智原科技股份有限公司 相位检测器、相位检测方法以及时钟数据恢复装置
US8384421B1 (en) * 2011-04-21 2013-02-26 Applied Micro Circuits Corporation Digital CMOS circuit with noise cancellation
CN102299721A (zh) * 2011-09-22 2011-12-28 四川和芯微电子股份有限公司 均衡电路及均衡系统
US20140032743A1 (en) * 2012-07-30 2014-01-30 James S. Hiscock Selecting equipment associated with provider entities for a client request
CN104572543B (zh) * 2013-10-12 2019-04-09 成都信息工程大学 一种过采样高速串行接收器
JP5844832B2 (ja) * 2014-02-03 2016-01-20 日本電信電話株式会社 ディジタルコヒーレント光受信装置および周波数特性調整方法
US9356588B2 (en) 2014-06-09 2016-05-31 Qualcomm Incorporated Linearity of phase interpolators using capacitive elements
KR102326661B1 (ko) * 2015-08-13 2021-11-16 삼성전자주식회사 이퀄라이저 장치 및 이를 포함하는 메모리 장치
KR101748032B1 (ko) * 2015-09-03 2017-06-14 한국과학기술원 집적회로를 이용한 다중전극 신장신경절제 방법 및 시스템
US10791009B1 (en) * 2019-11-13 2020-09-29 Xilinx, Inc. Continuous time linear equalization (CTLE) adaptation algorithm enabling baud-rate clock data recovery(CDR) locked to center of eye

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6229236A (ja) * 1985-07-31 1987-02-07 ミシエル セルヴル 局部クロック信号と受信データ信号とを再同期させる機構
JPH0575653A (ja) * 1991-02-12 1993-03-26 Shaye Commun Ltd デイジタル通信システム
JP2007151044A (ja) * 2005-11-30 2007-06-14 Fujitsu Ltd シリアル転送用インターフェース
WO2008044406A1 (en) * 2006-10-12 2008-04-17 Thine Electronics, Inc. Clock data restoring device

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07221800A (ja) 1994-02-02 1995-08-18 Nec Corp データ識別再生回路
SE511852C2 (sv) * 1997-07-14 1999-12-06 Ericsson Telefon Ab L M Klockfasjusterare för återvinning av datapulser
US6298103B1 (en) * 1998-06-16 2001-10-02 Sorrento Networks Corporation Flexible clock and data recovery module for a DWDM optical communication system with multiple clock rates
US20020085656A1 (en) 2000-08-30 2002-07-04 Lee Sang-Hyun Data recovery using data eye tracking
DE10124177A1 (de) * 2001-05-17 2002-11-28 Infineon Technologies Ag Verfahren zur Rekonstruktion von mit einer Symbolrate getakteten Daten aus einem analogen, verzerrten Signal
US7292629B2 (en) * 2002-07-12 2007-11-06 Rambus Inc. Selectable-tap equalizer
JP4063001B2 (ja) * 2002-07-19 2008-03-19 日本電気株式会社 多相クロック生成回路
CN100340941C (zh) * 2002-12-06 2007-10-03 哉英电子股份有限公司 相位选择型频率调制器和相位选择型频率合成器
US7320094B2 (en) * 2003-07-22 2008-01-15 Intel Corporation Retraining derived clock receivers
US7688887B2 (en) * 2003-09-02 2010-03-30 Gennum Corporation Precision adaptive equalizer
US7308048B2 (en) * 2004-03-09 2007-12-11 Rambus Inc. System and method for selecting optimal data transition types for clock and data recovery
CN100372238C (zh) * 2004-03-31 2008-02-27 清华大学 时域同步正交频分复用接收机系统
CN1771704B (zh) * 2004-04-16 2011-05-18 哉英电子股份有限公司 发送电路、接收电路和时钟抽出电路以及数据传送方法和数据传送系统
US7735037B2 (en) * 2005-04-15 2010-06-08 Rambus, Inc. Generating interface adjustment signals in a device-to-device interconnection system
US7577193B2 (en) * 2005-06-28 2009-08-18 Intel Corporation Adaptive equalizer
JP4886276B2 (ja) * 2005-11-17 2012-02-29 ザインエレクトロニクス株式会社 クロックデータ復元装置
WO2007057824A2 (en) * 2005-11-18 2007-05-24 Koninklijke Philips Electronics N.V. Near-minimum bit-error rate equalizer adaptation

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6229236A (ja) * 1985-07-31 1987-02-07 ミシエル セルヴル 局部クロック信号と受信データ信号とを再同期させる機構
JPH0575653A (ja) * 1991-02-12 1993-03-26 Shaye Commun Ltd デイジタル通信システム
JP2007151044A (ja) * 2005-11-30 2007-06-14 Fujitsu Ltd シリアル転送用インターフェース
WO2008044406A1 (en) * 2006-10-12 2008-04-17 Thine Electronics, Inc. Clock data restoring device

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10148418B2 (en) 2014-04-09 2018-12-04 Thine Electronics, Inc. Receiving device
WO2015156089A1 (ja) * 2014-04-10 2015-10-15 ザインエレクトロニクス株式会社 受信装置
JP2015201809A (ja) * 2014-04-10 2015-11-12 ザインエレクトロニクス株式会社 受信装置
US10333692B2 (en) 2014-04-10 2019-06-25 Thine Electronics, Inc. Reception apparatus

Also Published As

Publication number Publication date
EP2131523B1 (en) 2021-04-28
US8331513B2 (en) 2012-12-11
TW200937925A (en) 2009-09-01
KR101397741B1 (ko) 2014-05-20
JP4558028B2 (ja) 2010-10-06
CN101652955A (zh) 2010-02-17
JP2009118186A (ja) 2009-05-28
US20110285432A1 (en) 2011-11-24
KR20100084974A (ko) 2010-07-28
TWI405447B (zh) 2013-08-11
EP2131523A1 (en) 2009-12-09
CN101652955B (zh) 2013-07-03
EP2131523A4 (en) 2014-07-02

Similar Documents

Publication Publication Date Title
WO2009060763A1 (ja) クロックデータ復元装置
EP4597845A3 (en) Phase control of clock signal based on feedback
WO2008144612A3 (en) Methods and apparatus to measure a transfer function of a control system
WO2005029273A3 (en) Method and system for controlling video media
WO2011059275A3 (en) Method and apparatus for managing data
WO2008142268A3 (fr) Dispositif d'extraction d'horloge a asservissement numérique de phase sans réglage externe
WO2007106766A3 (en) Signaling system with adaptive timing calibration
WO2008063431A3 (en) Partial response decision-feedback equalization with adaptation based on edge samples
WO2008125999A3 (en) Controlled activation of function
WO2011010259A3 (en) Clock recovery for optical transmission systems
WO2007112327A3 (en) No dead time data acquisition
EP2378666A3 (en) Digital controller for automatic rate detection and tracking of audio interface clocks
WO2008061052A3 (en) Delay line calibration
WO2009097107A3 (en) System and method for sampling rate adjustment of digital radio receiver
WO2006069040A3 (en) Method and apparatus for adjusting relative disposition of projection optics based on operating conditions
WO2008110987A3 (en) A data processing system for clipping correction
TW200718024A (en) Delay-locked loop system and related method
US20130066451A1 (en) System and method for mitigating frequency mismatch in a receiver system
WO2015156089A1 (ja) 受信装置
WO2019057537A3 (en) ADAPTIVE TIME SYNCHRONIZATION FOR RECEIVING BURST AND CONTINUOUS SIGNALS
WO2005008885A3 (en) A method and apparatus for automatic gain control of a wireless receiver
WO2007084876A3 (en) Systems and methods for reducing static phase error
EP1914884A4 (en) DELAY CONTROL DEVICE
WO2007065106A3 (en) Pll with programmable jitter
TW200627808A (en) Digital signal processor, receiver, corrector and methods for the same

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200880011621.2

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08847479

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 1020097020489

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2008847479

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 12594916

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE