WO2009114474A2 - Combination offset voltage and bias current auto-zero circuit - Google Patents

Combination offset voltage and bias current auto-zero circuit Download PDF

Info

Publication number
WO2009114474A2
WO2009114474A2 PCT/US2009/036544 US2009036544W WO2009114474A2 WO 2009114474 A2 WO2009114474 A2 WO 2009114474A2 US 2009036544 W US2009036544 W US 2009036544W WO 2009114474 A2 WO2009114474 A2 WO 2009114474A2
Authority
WO
WIPO (PCT)
Prior art keywords
circuit
operational amplifier
input
phase
acquisition loop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2009/036544
Other languages
French (fr)
Other versions
WO2009114474A3 (en
Inventor
Richard W. Randlett
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Exar Corp
Original Assignee
Exar Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Exar Corp filed Critical Exar Corp
Priority to EP09720874A priority Critical patent/EP2266202A4/en
Publication of WO2009114474A2 publication Critical patent/WO2009114474A2/en
Publication of WO2009114474A3 publication Critical patent/WO2009114474A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/04—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only
    • H03F3/08—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only controlled by light
    • H03F3/087—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only controlled by light with IC amplifier blocks
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45475—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using IC blocks as the active amplifying circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45136—One differential amplifier in IC-block form being shown
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45528—Indexing scheme relating to differential amplifiers the FBC comprising one or more passive resistors and being coupled between the LC and the IC
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45534—Indexing scheme relating to differential amplifiers the FBC comprising multiple switches and being coupled between the LC and the IC
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45616—Indexing scheme relating to differential amplifiers the IC comprising more than one switch, which are not cross coupled

Definitions

  • Photodiode-transimpedance amplifier combinations are used in a laser power control circuit for DVD applications.
  • the first order limitation to achieving high speed in combination with high precision in this circuit lies with the magnitude of the photodiode parasitic capacitance.
  • traditional circuits use the feedback resistor and diode capacitance time constant to set the dominant pole of the circuit. This time constant, divided by (1 + A VOL ) , where A VOL is the open loop gain of the amplifier, sets the bandwidth of the circuit. Note that the internal pole of the amplifier becomes the secondary pole.
  • this circuit has several limitations.
  • the open loop gain is limited by the need to have the secondary pole, contributed by the amplifier, out far enough in frequency so as to not contribute excessive phase shift in the closed-loop response, which leads to instability.
  • limited open-loop gain limits the maximum value of the transimpedance-setting resistor, RF, in the feedback if we are to achieve a given bandwidth.
  • CMFA current-mode-feedback amplifier
  • CFMA' s have inherently low open loop input impedance (looking into the emitters of a complementary NPN, PNP pair).
  • the secondary pole formed by the diode capacitance and the input resistance of the amplifier is an order of magnitude away from the required amplifier bandwidth and has no effect on circuit response.
  • the amplifier can be compensated internally by conventional means and the magnitude of the open loop gain A VOL , is not limited.
  • the CFMA approach has significant accuracy limitations. CFMA' s have extremely high input offset voltages and bias currents compared to voltage feedback amplifiers and this largely prevents their use in this application.
  • Figure 1 shows a diagram of a prior art photodiode transimpedance amplifier.
  • Figure 2 shows a diagram of a photodiode transimpedance amplifier circuit of one embodiment of the present invention.
  • one embodiment of the present invention is a circuit 200 comprising an operational amplifier 202; an input acquisition loop 204; and an output acquisition loop 206.
  • the output of the operational amplifier 202 can pass through the input acquisition loop 204 in a first phase and through the output acquisition loop 206 in a second phase.
  • the circuit 200 can compensate for the input offset voltage and bias current errors of the operational amplifier.
  • the operational amplifier 202 can be a CMFA amplifier, such as a transimpedance amplifier.
  • operational amplifier 202 can be an operational transimpedance amplifier (OTA).
  • OTA operational transimpedance amplifier
  • a voltage drop across a resistor, Rp 2 , in the output acquisition loop 206 can compensate for the input offset voltage of the operational amplifier.
  • Another resistor, Rvos can switched in across the inputs to the operational amplifier in the second phase.
  • the value of resister Rvos can be equal to the value of resister RF2-
  • a photodiode 208 can produce an input current to the circuit.
  • the photodiode can be used to detect information from an optical medium, such as an optical disk like a CD or DVD.
  • the output of the photodiode can be directed towards different inputs of the operational amplifier 202 in the first and second phase.
  • the circuit can compensate for both input offset voltage and bias current errors on any type of operational amplifier and enable a high degree of precision to be maintained over a wide range of operating conditions.
  • the operation of the circuit can be divided into two phases. Phase one being input acquisition and phase 2 being output acquisition.
  • the input acquisition and output acquisition loops 204 and 206 can include buffers 210 and 212 as well as sampling capacitors 214 and 216. Buffers 210 and 212 can be simple source followers with Class AB output stages for drive capability.
  • the first phase can be an Input Signal Acquisition phase. In the first phase, switches Sl, S3, S6 can be closed such that current can pass through them. Switches S2, S4, S5 can be open such that current is blocked from passing through them.
  • the input acquisition loop 204 is closed around the operational amplifier 202 and buffer 210. Summing the currents at the input to operation amplifier 202 we have:
  • the second phase is an Output Signal Acquisition phase.
  • Switches Sl, S3, S6 are open.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)

Abstract

A circuit with an input acquisition loop and an output acquisition loop is used to compensate for the input offset voltage and bias current errors of an operational amplifier.

Description

COMBINATION OFFSET VOLTAGE AND BIAS CURRENT AUTO-ZERO
CIRCUIT
Inventor: RICHARD W. RANDLETT CLAIM OF PRIORITY
[0001] This application claims priority to U.S. Patent Application No. 12/127,912 filed May 28, 2008, by Richard W. Randlett, entitled "COMBINATION OFFSET VOLTAGE AND BIAS CURRENT AUTO-ZERO CIRCUIT", and U.S. Provisional Application No. 61/036,357 entitled "COMBINATION OFFSET VOLTAGE AND BIAS CURRENT AUTO-ZERO CIRCUIT" by Richard W. Randlett, filed March 13, 2008, the specification and drawings of both applications are incorporated herein by reference.
BACKGROUND OF INVENTION [0002] Photodiode-transimpedance amplifier combinations are used in a laser power control circuit for DVD applications. The first order limitation to achieving high speed in combination with high precision in this circuit lies with the magnitude of the photodiode parasitic capacitance. As shown in figure 1, traditional circuits use the feedback resistor and diode capacitance time constant to set the dominant pole of the circuit. This time constant, divided by (1 + AVOL), where AVOL is the open loop gain of the amplifier, sets the bandwidth of the circuit. Note that the internal pole of the amplifier becomes the secondary pole. [0003] From a speed and accuracy viewpoint, this circuit has several limitations. First, the open loop gain is limited by the need to have the secondary pole, contributed by the amplifier, out far enough in frequency so as to not contribute excessive phase shift in the closed-loop response, which leads to instability. On the other hand, limited open-loop gain limits the maximum value of the transimpedance-setting resistor, RF, in the feedback if we are to achieve a given bandwidth.
[0004] A possible solution to this problem is utilization of a current-mode-feedback amplifier, CMFA, as the transimpedance amplifier. CFMA' s have inherently low open loop input impedance (looking into the emitters of a complementary NPN, PNP pair). As a result, the secondary pole formed by the diode capacitance and the input resistance of the amplifier is an order of magnitude away from the required amplifier bandwidth and has no effect on circuit response. As a result, the amplifier can be compensated internally by conventional means and the magnitude of the open loop gain AVOL, is not limited. [0005] However, the CFMA approach has significant accuracy limitations. CFMA' s have extremely high input offset voltages and bias currents compared to voltage feedback amplifiers and this largely prevents their use in this application.
BRIEF DESCRIPTION OF THE DRAWINGS [0006] Figure 1 shows a diagram of a prior art photodiode transimpedance amplifier.
[0007] Figure 2 shows a diagram of a photodiode transimpedance amplifier circuit of one embodiment of the present invention.
DETAILED DESCRIPTION [0008] As shown in figure 2, one embodiment of the present invention is a circuit 200 comprising an operational amplifier 202; an input acquisition loop 204; and an output acquisition loop 206. The output of the operational amplifier 202 can pass through the input acquisition loop 204 in a first phase and through the output acquisition loop 206 in a second phase. The circuit 200 can compensate for the input offset voltage and bias current errors of the operational amplifier.
[0009] The operational amplifier 202 can be a CMFA amplifier, such as a transimpedance amplifier. In one embodiment, operational amplifier 202 can be an operational transimpedance amplifier (OTA). A voltage drop across a resistor, Rp2, in the output acquisition loop 206 can compensate for the input offset voltage of the operational amplifier. Another resistor, Rvos, can switched in across the inputs to the operational amplifier in the second phase. The value of resister Rvos can be equal to the value of resister RF2-
[0010] A photodiode 208 can produce an input current to the circuit. The photodiode can be used to detect information from an optical medium, such as an optical disk like a CD or DVD. The output of the photodiode can be directed towards different inputs of the operational amplifier 202 in the first and second phase.
[0011] The circuit can compensate for both input offset voltage and bias current errors on any type of operational amplifier and enable a high degree of precision to be maintained over a wide range of operating conditions. [0012] The operation of the circuit can be divided into two phases. Phase one being input acquisition and phase 2 being output acquisition. [0013] The input acquisition and output acquisition loops 204 and 206 can include buffers 210 and 212 as well as sampling capacitors 214 and 216. Buffers 210 and 212 can be simple source followers with Class AB output stages for drive capability. [0014] The first phase can be an Input Signal Acquisition phase. In the first phase, switches Sl, S3, S6 can be closed such that current can pass through them. Switches S2, S4, S5 can be open such that current is blocked from passing through them.
[0015] In the first phase, the input acquisition loop 204 is closed around the operational amplifier 202 and buffer 210. Summing the currents at the input to operation amplifier 202 we have:
1) IS + IB + IVOS +IRFI = 0
2) IRFI = -(Is + IB + Ivos)
The second phase is an Output Signal Acquisition phase. Switches Sl, S3, S6 are open. Switches S2, S4, S5 are closed. [0016] In this condition, the output acquisition loop 206 is closed around Al and B2. Summing the currents at the input to operational amplifier 202 we have:
Figure imgf000004_0001
= 0
[0017] Substituting 2 into 3 : 4) -IS - IB - IVOS + IB + IRF2 = 0
[0018] Cancelling terms:
5) -Is - Ivos + IRF2 = 0 6) IRF2 = Ivos + Is therefore
Figure imgf000004_0002
+ Is)
[0019] The switch S3 and the resister Rvos allows both input offset voltage and current errors to be cancelled. Since RF2 = Rvos, the Ivos term in the VOUT equation results in a voltage drop across RF2 that compensates for the Vos of the op amp.
[0020] Errors contributed by both input offset voltage and bias current can be compensated with this scheme. This differs significantly from other auto-zero schemes that account only for the offset voltage. As a result, we can apply the principles to conventional bipolar input op amps as well as low-impedance-input current feedback amplifiers where input offset voltages and bias currents are a significant contributor to error. This can be the key to obtaining very high speed performance in photodetector-based transimpedance amplifier applications.
[0021] The foregoing description of preferred embodiments of the present invention has been provided for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise forms disclosed. Many embodiments were chosen and described in order to best explain the principles of the invention and its practical application, thereby enabling others skilled in the art to understand the invention for various embodiments and with various modifications that are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the claims and their equivalents.

Claims

CLAIMSWhat is claimed is:
1. A circuit comprising: an operational amplifier; and an input acquisition loop; and an output acquisition loop; wherein the output of the operational amplifier goes through the input acquisition loop in a first phase and through the output acquisition loop in a second phase and wherein the circuit compensates for the input offset voltage and bias current errors of the operational amplifier.
2. The circuit of claim 1, wherein the operational amplifier is a CMFA amplifier.
3. The circuit of claim 1, wherein the operational amplifier is a transimpedance amplifier.
4. The circuit of claim 1, wherein a voltage drop across a resistor in the output acquisition loop compensates for the input offset voltage of the operational amplifier.
5. The circuit of claim 1, wherein a resistor, Rvos, is switched in across the inputs to the operational amplifier in the second phase.
6. The circuit of claim 1, further including a photodiode that produces an input current to the circuit.
7. The circuit of claim 6, wherein the photodiode is used to detect information from an optical medium.
8. The circuit of claim 7, wherein the optical medium is an optical disk.
9. The circuit of claims 6, wherein the current from the photodiode is directed towards different inputs of the operational amplifier in the first and second phase.
10. The circuit of claim 1, wherein the input acquisition and output acquisition loop include buffers.
11. A circuit comprising: an operational amplifier; an input acquisition loop; and an output acquisition loop; wherein the output of the operational amplifier goes through the input acquisition loop in a first phase and through the output acquisition loop in a second phase and wherein the circuit compensates for the input offset voltage and bias current errors of the operational amplifier; wherein, in the first phase, current from a photodiode flows through an resistor in parallel with the inputs of the operational amplifier and through one of the inputs of the operational amplifier; and wherein, in the second phase current from the photodiode flows to the other of the inputs of the operational amplifier.
12. The circuit of claim 11, wherein the operational amplifier is a CMFA amplifier.
13. The circuit of claim 11, wherein the operational amplifier is a transimpedance amplifier.
14. The circuit of claim 11, wherein a voltage drop across a resistor in the output acquisition loop compensates for the input offset voltage of the operational amplifier.
15. The circuit of claim 14, wherein the photodiode is used to detect information from an optical medium.
16. The circuit of claim 15, wherein the optical medium is an optical disk.
17. The circuit of claim 11, wherein the input acquisition and output acquisition loop include buffers.
PCT/US2009/036544 2008-03-13 2009-03-09 Combination offset voltage and bias current auto-zero circuit Ceased WO2009114474A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP09720874A EP2266202A4 (en) 2008-03-13 2009-03-09 Combination offset voltage and bias current auto-zero circuit

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US3635708P 2008-03-13 2008-03-13
US61/036,357 2008-03-13
US12/127,912 US7760015B2 (en) 2008-03-13 2008-05-28 Combination offset voltage and bias current auto-zero circuit
US12/127,912 2008-05-28

Publications (2)

Publication Number Publication Date
WO2009114474A2 true WO2009114474A2 (en) 2009-09-17
WO2009114474A3 WO2009114474A3 (en) 2010-01-07

Family

ID=41062366

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2009/036544 Ceased WO2009114474A2 (en) 2008-03-13 2009-03-09 Combination offset voltage and bias current auto-zero circuit

Country Status (4)

Country Link
US (1) US7760015B2 (en)
EP (1) EP2266202A4 (en)
TW (1) TW200945767A (en)
WO (1) WO2009114474A2 (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BR112013021363B1 (en) 2011-02-24 2020-11-03 Crane Electronics, Inc power converter to emit direct current voltage and method to emit the same
US8866551B2 (en) * 2012-09-10 2014-10-21 Crane Electronics, Inc. Impedance compensation for operational amplifiers used in variable environments
US9831768B2 (en) 2014-07-17 2017-11-28 Crane Electronics, Inc. Dynamic maneuvering configuration for multiple control modes in a unified servo system
US9780635B1 (en) 2016-06-10 2017-10-03 Crane Electronics, Inc. Dynamic sharing average current mode control for active-reset and self-driven synchronous rectification for power converters
US9742183B1 (en) 2016-12-09 2017-08-22 Crane Electronics, Inc. Proactively operational over-voltage protection circuit
US9735566B1 (en) 2016-12-12 2017-08-15 Crane Electronics, Inc. Proactively operational over-voltage protection circuit
US9979285B1 (en) 2017-10-17 2018-05-22 Crane Electronics, Inc. Radiation tolerant, analog latch peak current mode control for power converters
US10425080B1 (en) 2018-11-06 2019-09-24 Crane Electronics, Inc. Magnetic peak current mode control for radiation tolerant active driven synchronous power converters
KR102600685B1 (en) 2019-02-15 2023-11-10 삼성전자주식회사 Electronic circuit for compensating voltage based on auto zeroing operation
CN111245427B (en) * 2020-01-14 2021-03-30 武汉大数据产业发展有限公司 Big data real-time monitoring system

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4430622A (en) 1981-11-19 1984-02-07 Gte Laboratories Incorporated Offset correction circuit
JPS58111509A (en) 1981-12-25 1983-07-02 Hitachi Ltd feedback amplifier circuit
GB2210744B (en) 1987-10-05 1992-01-29 Marconi Instruments Ltd Offset voltage nulling circuit
EP0706260B1 (en) 1994-10-07 2002-01-16 STMicroelectronics S.r.l. High efficiency bridge amplifier
US5786729A (en) 1995-09-21 1998-07-28 Burr-Brown Corporation Stable bias current circuit for operational amplifier
US6084478A (en) 1998-08-20 2000-07-04 Vitesse Semiconductor Corp. Transimpedance amplifier with automatic gain control
US6339363B1 (en) * 2000-12-04 2002-01-15 Pixel Devices International Low FPN high gain capacitive transimpedance amplifier for use with capacitive sensors
JP3844699B2 (en) 2001-02-19 2006-11-15 イノテック株式会社 Variable gain amplifier
US6617838B1 (en) * 2001-09-11 2003-09-09 Analog Devices, Inc. Current measurement circuit
US6753801B2 (en) * 2002-08-23 2004-06-22 Micron Technology, Inc. Fully differential reference driver for pipeline analog to digital converter
US7358802B2 (en) 2005-12-07 2008-04-15 Agere Systems Inc. Multi-phase techniques for tuning and/or measuring operations of an amplifier
JP4680815B2 (en) 2006-03-31 2011-05-11 パナソニック株式会社 Amplifier circuit and optical pickup
TWI331442B (en) * 2007-04-23 2010-10-01 Novatek Microelectronics Corp Amplifier device capable of reducing offset voltage

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP2266202A4

Also Published As

Publication number Publication date
US20090231029A1 (en) 2009-09-17
EP2266202A2 (en) 2010-12-29
WO2009114474A3 (en) 2010-01-07
TW200945767A (en) 2009-11-01
EP2266202A4 (en) 2012-02-29
US7760015B2 (en) 2010-07-20

Similar Documents

Publication Publication Date Title
US7760015B2 (en) Combination offset voltage and bias current auto-zero circuit
TWI418802B (en) Comprehensive front-end for instrumentation system
JP2574953B2 (en) Signal amplification and short circuit protection circuit of magnetoresistive element
US6498530B1 (en) Auto-zeroed ping-pong amplifier with low transient switching
EP0320471B1 (en) Common mode sensing and control in balanced amplifier chains
WO2014118347A1 (en) Improved efficiency for linear amplifier of envelope tracking modulator
CN113765489A (en) Chopper amplifier with tracking of multiple input offsets
CN104904117B (en) High-frequency amplifier circuit
US6819170B1 (en) Apparatus for sensing differential voltages with high common-mode levels
US6160446A (en) Balanced differential amplifier without common-mode feedback circuit
JP4884018B2 (en) Amplifying device and optical disk drive device
WO2022049888A1 (en) Semiconductor circuit
US8963637B2 (en) Semiconductor device and communication device
US20120229213A1 (en) Amplifying device
US20140104001A1 (en) Amplifier circuit
US20240364281A1 (en) Class d-h preamplifier and cascoded high-voltage amplifier
US11146218B2 (en) Amplification circuit
KR102234881B1 (en) Output stage for class ab amplifier
US9722545B2 (en) Emphasis circuit
JP5565727B2 (en) Distortion compensation circuit
US11973476B2 (en) Chopper amplifiers with low intermodulation distortion
EP4089914A1 (en) Instant rf overvoltage protection element
JP2004104269A (en) Signal switch and variable gain amplifier provided with the same
US7106132B1 (en) Feed-forward operational amplifiers and methods of using the same
US7253689B2 (en) Low distortion amplifier

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09720874

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2009720874

Country of ref document: EP