WO2010008281A1 - A method of forming a high density structure - Google Patents

A method of forming a high density structure Download PDF

Info

Publication number
WO2010008281A1
WO2010008281A1 PCT/NL2009/050430 NL2009050430W WO2010008281A1 WO 2010008281 A1 WO2010008281 A1 WO 2010008281A1 NL 2009050430 W NL2009050430 W NL 2009050430W WO 2010008281 A1 WO2010008281 A1 WO 2010008281A1
Authority
WO
WIPO (PCT)
Prior art keywords
cavity
substrate
release liner
high density
filler material
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/NL2009/050430
Other languages
French (fr)
Inventor
Jeroen Van Den Brand
Andreas Heinrich Dietzel Andreas Heinrich Dietzel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nederlandse Organisatie voor Toegepast Natuurwetenschappelijk Onderzoek TNO
Original Assignee
Nederlandse Organisatie voor Toegepast Natuurwetenschappelijk Onderzoek TNO
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nederlandse Organisatie voor Toegepast Natuurwetenschappelijk Onderzoek TNO filed Critical Nederlandse Organisatie voor Toegepast Natuurwetenschappelijk Onderzoek TNO
Priority to JP2011518672A priority Critical patent/JP5442731B2/en
Priority to US13/054,277 priority patent/US8415246B2/en
Priority to EP09788230.2A priority patent/EP2308276B1/en
Publication of WO2010008281A1 publication Critical patent/WO2010008281A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/107Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by filling grooves in the support with conductive material
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/12Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using thick film techniques, e.g. printing techniques to apply the conductive material or similar techniques for applying conductive paste or ink patterns
    • H05K3/1258Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using thick film techniques, e.g. printing techniques to apply the conductive material or similar techniques for applying conductive paste or ink patterns by using a substrate provided with a shape pattern, e.g. grooves, banks, resist pattern
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC]
    • H05K1/183Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC] associated with components mounted in and supported by recessed areas of the PCBs
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09009Substrate related
    • H05K2201/09036Recesses or grooves in insulating substrate
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/02Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
    • H05K2203/0264Peeling insulating layer, e.g. foil, or separating mask
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0011Working of insulating substrates or insulating layers
    • H05K3/0017Etching of the substrate by chemical or physical means
    • H05K3/0026Etching of the substrate by chemical or physical means by laser ablation

Definitions

  • the further layer has to be adhered to an outer surface of the dielectric layer during a baking step.
  • residuals of the semiconductor layer may be left behind when surface adherence between the dielectric layer and the substrate is stronger than surface adherence between the dielectric layer and the further layer.
  • a release liner on a surface of the substrate prior to any substantial processing step, like cavity forming and cavity filling, the overall surface of the substrate is protected from deposition of undesirable material, like debris or contamination from the filler material. This improves operational properties of the high density structure, in particular of a high density electrical circuit.
  • Squeegee processing may be preferable for enabling fast and reliable filling of the cavities provided in the substrate.
  • Another possibility of cavity filling may relate to a processing using dispenser which represents a suitable low cost alternative.
  • the release liner according to the invention is provided on the surface of the substrate prior to the filling step, no particular accuracy condition is put to the step of squeegee filling or dispensing, as any excessive material left will be removed together with the release liner, because it extends substantially over the whole surface area of the substrate.
  • the filler material and/or the further filler material are provided in excess for excessively filling the at least one cavity and/or the at least one further cavity.
  • the release liner as used in the method according to the invention has a further advantage. It is possible to use a substrate with pre- manufactured cavities which can be protected from material interference by the release liner during the step of filling. Such pre-manufactured cavities preferably relate to cavities wherein suitable devices are to be positioned, for example chips.
  • the high density structure may relate to a suitable plurality of items.
  • it may relate an electrical circuit, an optical structure, a fluidic interconnection, a magnetic structure.
  • FIG. 1 presents in a schematic way an embodiment of the method according to the invention.
  • the method 10 may comprise steps 10a — 1Od as will be described herein after.
  • a suitable substrate 2 may be selected, said substrate may comprise a piece or a layer of a suitable material, for example a foil.
  • the substrate 2 may comprise a piece or a layer of a suitable material provided with one or more pre-manufactured cavities of the type 2a.
  • the cavity 2a is depicted as a relatively small structure with respect to both a thickness of the substrate and its lateral dimension, the cavity 2a may be of any desirable size and it may have any desirable depth.
  • the pre-manufactured cavity 2a is used for housing a suitable device conceived to cooperate with a high density structure provided on the substrate according to the invention.
  • the substrate 35 is provided with a suitable number of further cavities 33a, 33b, which are subsequently filled with a suitable further material.
  • the cavities 31a', 31b', 31c', 31d', 31e', 31f , 31g' may be filled with a conductive material, for example, metal, while the cavities 33a, 33b may be field with a resistive material. It will be appreciated that the cavities 33a, 33b may be filled with a different material, or may be used to embed a further device in the substrate 35.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing Of Printed Wiring (AREA)

Abstract

The invention relates to a method of forming a high density structure comprising the steps of providing a substrate (2) wherein the high density structure is to be formed with a release liner (3), said release liner being self-removable; forming at least one cavity (5a, 5b) in the substrate through the release liner, said at least one cavity forming at least a part of the high density structure; at least partially filling the at least one cavity with a filler material (7a, 7b); sintering the thus formed structure; removing the release liner from the substrate (2).

Description

Title: A method of forming a high density structure
FIELD OF THE INVENTION
The invention relates to a method of forming a high density structure. In particular, the invention relates to a method of forming a high density electrical circuit.
BACKGROUND OF THE INVENTION
An embodiment of a method of forming a high density structure is known from US 7, 014,727. The known method is arranged to form a suitable pattern of an electric circuit partially in a volume of a substrate and partially on a surface of the substrate and comprises the steps of: laminating the substrate with a dielectric material in which at least some structures of the electrical circuit are to be formed; milling the substrate and the dielectric material for forming suitable cavities, filling the thus formed cavities in the substrate and in the dielectric material with an electrically conductive substance. In the known method, the dielectric layer is conceived to substantially match a surface area of the substrate. In order to remove the dielectric layer from the surface of the substrate the known method comprises supplementary steps of laminating a further layer on top of the semiconductor layer, baking the thus provided structure for enabling due adherence between the dielectric layer and the further layer. Removing the further layer together with the dielectric layer for forming an electrical circuit partially embedded in the substrate and partially arranged on a surface of the substrate, said electrical circuit being composed only of the electrically conductive material and the substrate material. The known method has a number of disadvantages. First, it comprises a number of processing steps unnecessary complicating manufacturing process. For example, a releasable dielectric material is provided for forming structures on the surface of the substrate, which can only be removed by application of a further layer. In addition, in the known method the further layer has to be adhered to an outer surface of the dielectric layer during a baking step. As a result, residuals of the semiconductor layer may be left behind when surface adherence between the dielectric layer and the substrate is stronger than surface adherence between the dielectric layer and the further layer.
SUMMARY OF THE INVENTION
It is an object of the invention to provide a low cost method of forming a high density structure, wherein such structure has improved properties.
To this end the method according to the invention comprises the steps of: providing a substrate wherein the high density structure is to be formed with a release liner, said release liner being self- removable; forming at least one cavity in the substrate through the release liner, said at least one cavity forming at least a part of the high density structure; - at least partially filling the at least one cavity with a filler material; sintering the thus formed structure; removing the release liner from the substrate after the step of sintering. According to the method of the invention, the high density structure is provided in a volume of the substrate which enables manufacturing of thicker structures. This is advantageous in case the method is used for manufacturing a high density electrical circuit, as thicker conductive lines will result in increased conductivity thereof. It is one of the advantages of the method according to the invention that low cost materials may be used. However, suitable low cost materials cannot be sintered at high temperatures. Such materials are usually sintered at temperatures in the range of 100 to 150 0C. It is found that pastes, for example Dupont 5025 Ag-filled screen printing paste, Inktec PA series nano- Ag-filled screen printing pastes, may shrink up to 60% - 80% of their initial volume post sintering. It will be appreciated, however, that those skilled in the art have knowledge on which other low cost pastes may be suitable for use in the method of the invention. Advantageously, to mitigate shrinkage phenomenon, the release liner should be thick enough, preferably, thickness of the release liner in about 5-70 μm.
Accordingly, after removal of the release liner post sintering the filling will be present substantially inside the cavities, or it may be flush with the substrate surface, i.e. no filling will be protruding outside the cavities. Due to this fact, if required, a second release liner may be provided for creating one or more further cavities for accommodating a further material.
The cavities may be formed in the substrate, for example, by means of any of the following processes: photoablating, embossing or mechanical milling. It will be appreciated that in the former case for the release liner a material should be selected which is laser ablatable. For example, examples of a suitable release liner relate to PVA, PET, wherein PET release liner may be provided with a thin layer of a suitable adhesive. Alternatively, a PET film may be used, which can be arranged on the substrate electrostatically. Examples of a suitable filler material relate to Cu, Ag or C-comprising pasta's.
By depositing a release liner on a surface of the substrate prior to any substantial processing step, like cavity forming and cavity filling, the overall surface of the substrate is protected from deposition of undesirable material, like debris or contamination from the filler material. This improves operational properties of the high density structure, in particular of a high density electrical circuit.
An embodiment of a method for forming conductive lines in a ceramic substrate is known from US 3, 956, 052. In the known method the release liner is removed from the substrate prior to the step of sintering. This is necessary because ceramics should be sintered at substantially elevated temperatures, like above 350 0C. As a result the release liner would carry some protruding filler material, which will be removed prior to sintering.
A disadvantage of the known method is that it not suitable for use with materials having low sintering temperature.
Document US 5, 798, 121 describes a method for manufacturing electrically conductive lines on a surface of a substrate. The known method comprises a step of laminating two substrates having a conducting layer there between, wherein one of the substrates is provided with a coating layer. Conductive lines provided on a surface of the substrates may be connecting by boring transverse vias through the substrates.
It is a disadvantage of the known method that conductive lines are initially provided on a surface of a substrate which necessitates a step of assembling such substrates for providing a structure having internal conductive lines.
A further advantage of the method according to the invention relates to the fact that this method represents an additive process, wherein substantially no material is lost. For example, no deposition of a dielectric layer is necessary for forming structures on a surface of the substrate. The release liner is self-removable, which may relate to an easy detachable release liner or to a soluble release liner. It is found to be advantageous to provide a soluble release liner which may easily be disengaged from the substrate without damaging integrity of the produced high density circuit. Preferably, a water soluble release liner is provided, for example based on poly vinyl alcohol, as water is an environment friendly substance and is chemical inert. It will be appreciated that the term 'self-releasable' relates merely to the fact that no additional adhering layers have to be applied to the release liner for removal thereof from the surface of the substrate on one hand, and that the layer may be soluble, on the other hand. Preferably, the release liner is spin coated or laminated on the surface of the substrate. In another embodiment the release liner may be coated in a roll-to-roll process using, for example, slot die coating. The spin- coating may have an advantage that a required and substantially homogeneous adhesion of the release liner to the substrate is enabled. Next, in the method according to the invention low cost materials, for example screen printing pastes may be used, which may be deposited using existing screen/stencil printing technology, which may ensure cost efficiency of the method according to the invention.
In an embodiment of a method according to the invention the method an outer surface of a structure provided by the filler material in the at least one cavity is substantially flush with an outer surface of the substrate.
Another advantage of the method according to the invention resides on the fact that due to the fact that the cavities are provided in the volume of the substrate and not on its surface, resulting in a substantially flush outer surface. This feature makes it possible to repeat deposition of the release layer as many times as required for providing as many additional cavities as is desirable. It will be appreciated that due to the fact that a suitable number of cavities may be provided during different processing steps, these cavities may be used for embedding different functional sub- structures of the high density structure and may, therefore, comprise different filler materials. For example, it is possible to create a suitable set of electrically conductive lines and then to create a suitable number of cavities filled with electrically resistive material for creating integrated resistances. Another embodiment may relate to different optical structures or to a combination of an electric structure with an optical waveguide or a fluidic structure, for example for MEMS applications. It will be appreciated that in this embodiment it is not necessary to use a self- removable release liner, although such release liner may be advantageous for the above reasons.
In an embodiment of the method according to the invention, multi- material processing may be provided by the following steps: providing a second release liner on the surface of the substrate; forming at least one further cavity in the substrate through the second release liner, said at least one further cavity forming a further part of the high density structure, - at least partially filling the at least one further cavity with a further filler material.
It will be appreciated that the further release liner is applied after structures of a first filler material are formed in the substrate and after removal of the initial release liner. It will be further appreciated that such steps may be repeated as many times as may be necessary for forming multi- material high density structure.
In a further embodiment of the method according to the invention for the step of at least partially filling the cavity with the filler material and/or for the step of at least partially filling the further cavity with the further filler material squeegee processing is used.
Squeegee processing may be preferable for enabling fast and reliable filling of the cavities provided in the substrate. Another possibility of cavity filling may relate to a processing using dispenser which represents a suitable low cost alternative. It will be appreciated that due to the fact that the release liner according to the invention is provided on the surface of the substrate prior to the filling step, no particular accuracy condition is put to the step of squeegee filling or dispensing, as any excessive material left will be removed together with the release liner, because it extends substantially over the whole surface area of the substrate. In a further embodiment of the method according to the invention during the step of at least partially filling the filler material and/or the further filler material are provided in excess for excessively filling the at least one cavity and/or the at least one further cavity. This technical measure of based on the insight that the filler material usually has a tendency to shrink post deposition. In order to account for said shrinkage, the filler material may be provided in excess thereby substantially fully filling the at least one cavity in the substrate. This feature leads to a further improvement of operational properties of the high density structure. Alternatively, it is possible to repeat a filling step after the filler material has shrunk.
In a still further embodiment of the method according to the invention a line width of the high density structure is in the order of 50 micrometer. It is found that the method according to the invention enables a low cost manufacturing of high density structures having a substantially decreased line width which increases pattern density of the structure.
In a still further embodiment of the method according to the invention height of the at least one cavity and/or of the at least one further cavity is in the range of 20% - 70% of the substrate's thickness, preferably in the range of 20% - 90% of the substrate's thickness.
It is found to be advantageously to utilize substantially the whole thickness of the substrate for embedding suitable elements of the high density structures. In particular, for electric circuitry an increased line thickness may substantially increase conductivity of the lines, which is advantageous. In a still further embodiment of the method according to the invention, thickness of the release liner is in the range of 1 — 40 micrometer, more preferably 3 - 10 micrometer. Such release liners have an advantage of being easily removable from the substrate. In addition, use of thin release lines still further reduces the manufacturing costs. In a still further embodiment of the method according the invention, the step of at least partially filling the at least one cavity and/or at least partially filling the at least one further cavity comprises: depositing a seed of a metal in the at least one cavity and/or the at least one further cavity; electroless growing a metal in the at least one cavity and/or the at least one further cavity.
This embodiment provides an alternative processing step for filling the cavities. It is found that electroless growing of the suitable material piles from seeds deposited in the cavities has an advantage that such material will be present substantially only in the cavities without introducing undesirable contamination elsewhere.
In a still further method according to the invention for the substrate a substrate comprising at least one pre-manufactured cavity is selected, the method comprising the steps of: providing the release liner in an area of the at least one pre- manufacture cavity for protecting thereof from being filled by the filler material; embedding a device in the at least one pre-manufactured cavity after removing the release liner.
The release liner as used in the method according to the invention has a further advantage. It is possible to use a substrate with pre- manufactured cavities which can be protected from material interference by the release liner during the step of filling. Such pre-manufactured cavities preferably relate to cavities wherein suitable devices are to be positioned, for example chips.
It will be appreciated that the high density structure may relate to a suitable plurality of items. For example, it may relate an electrical circuit, an optical structure, a fluidic interconnection, a magnetic structure. These and other features of the invention will be discussed in further detail with reference to the appended Figures, wherein like reference signs represent like elements. It will be appreciated that the Figures are presented for illustrative purposes only and may not be used for limiting the scope of the appended claims.
BRIEF DESCRIPTION OF THE DRAWINGS
Figure 1 presents in a schematic way an embodiment of the method according to the invention. Figure 2 presents in a schematic way an embodiment of the method according to the invention wherein multi- material patterning is used.
Figure 3 presents schematically a top view of a substrate processed using a method of Figure 2.
DETAILED DESCRIPTION OF THE DRAWINGS
Figure 1 presents in a schematic way an embodiment of the method according to the invention. The method 10 may comprise steps 10a — 1Od as will be described herein after. During step 10a a suitable substrate 2 may be selected, said substrate may comprise a piece or a layer of a suitable material, for example a foil. Alternatively, the substrate 2 may comprise a piece or a layer of a suitable material provided with one or more pre-manufactured cavities of the type 2a. It will be appreciated that although the cavity 2a is depicted as a relatively small structure with respect to both a thickness of the substrate and its lateral dimension, the cavity 2a may be of any desirable size and it may have any desirable depth. Preferably, the pre-manufactured cavity 2a is used for housing a suitable device conceived to cooperate with a high density structure provided on the substrate according to the invention.
At step 10a, the substrate 2 is provided with a suitable release liner. The release liner may be suitably deposited, for example using a coating method. Alternatively, the release liner 3 may be laminated on the surface of the substrate conceived to be patterned for purposes of manufacturing the high density structure.
At step 10b, the substrate 2 provided with the release liner 3 is being processed, preferably using an irradiation unit 4 generating a laser beam 4a or providing a suitable number of cavities 5a, 5b in the material of the substrate 2, said cavities being conceived to be filled with a material at least partially forming the high density structure. Preferably, for the laser beam 4a excimer laser is selected. It will be appreciated that the cavities conceived to be provided in the substrate 2 by the laser beam 4a may be interconnected or isolated. Preferably, the irradiation unit 4 is translated with respect to the substrate 2 for patterning thereof. In addition, for purposes of mass production, the cavities may be formed using a suitable laser mask, wherein a broad laser beam is conceived to be swept along a laser mask having a fine pattern. This method has an advantage that a high density structure may be produced faster, compared to a situation when individual features of the high density circuit have to be patterned individually. More preferably, such translation is computer controlled in accordance with a pre-defined patterning scheme. The control program may define not only the cavity's pattern, but also cavity's depths, for example, by means of defining a suitable dwell time of the laser beam 4a on specific areas of the substrate 2. It will be appreciated that cavities may be provided having the same depth or having different depths. Preferably, the cavities have height in the range of 20% - 70% of the substrate's thickness, preferably in the range of 20% - 90% of the substrate's thickness. At step 10c the cavities 5a, 5b provided in the substrate 2 at step
10b are filled with a suitable filler material. In case when the high density structure relates to an electrical circuit, the cavities may be filled with an electrically conducting material. By way of example, the cavities 51, 5b may be filled with a suitable filler material using squeegee processing. In this case, a paste 7 is pressed into the cavities 5a, 5b using a suitable squeegee member 6. Preferably, the paste 7 is provided in excess for filling the cavities 5a, 5b for allowing a greater amount of paste to be deposited in the cavities for compensating for paste shrinkage during drying. As a result, the substrate 2 is provided with a suitable number of filled cavities 5a, 5b, whereby a suitable number of pre-manufactured cavities 3a may be left empty. By repeating the steps 10a — 10c a suitable number of times a corresponding suitable amount of cavities filled with respective different filler materials may be provided. At step 1Od the release liner 3 is removed from the substrate wherein a high density structure is formed. Subsequently, the substrate 2 together with the high density structure may be dried and/or cured. It is preferable to remove the release liner prior to curing for avoiding undesirable sticking of the release liner 3 to the surface of the substrate 2. The pre- manufactured cavities may be used for housing suitable devices, like chips 7c. Figure 2 presents in a schematic way an embodiment of the method according to the invention wherein multi- material patterning is used. The method 20 may comprise the steps 20a, 20b, 20c, 2Od. At step 20a a structure provided at step 1Od of Figure 1 may be used. It will be appreciated that the structure may comprise a substrate with at least one pre-manufactured cavity 7c. In accordance with the present embodiment of the method of the invention, at step 20a a further release liner 9 is applied to an outer surface of the substrate 2 followed by a step of providing at least one further cavity 8a, 8b in the substrate 2 through the further release liner 9. Preferably, the further release liner is laser ablatable and the further cavities are provided by means of photoablating using a suitable laser beam (not shown). At step 20b the further cavities are at least partially filled with the further filler material. It will be appreciated that the further filler material may be either seeded for purposes of electroless growing, or it may be provided using squeegee processing of a suitable paste 7 using an applicator 6. As a result, at step 20c the substrate 2 is provided with a number of cavities being filled with at least two different filler materials. Finally, at step 2Od the further release liner 9 is removed from the surface of the substrate 2 either by mechanically detaching thereof or by application of a suitable solvent. It will be further appreciated that the steps 20a - 2Od may be repeated as many times as is necessary for providing the substrate 2 with a suitable number of cavities having a suitable number of different filler materials. As a result manufacturing of a multi- material high density structure is enabled in a low cost processing method.
Figure 3 presents schematically a top view of a substrate processed using a method of Figure 2. The method 30 comprises the steps of: - providing a release liner 36 on an upper surface of the substrate 35; providing a suitable set of cavities 31a, 31b, 31c, 31d, 31e, 31f, 31g at least partially constituting a high density structure. It will be appreciated that for the release liner a suitable plurality of materials may be selected. For example, PET, poly(imide), PEN or PC materials may be used. The substrate 35 may comprise a cavity 32 conceived to house a suitable miniature electronic device, for example a chip. The release liner 36 is preferably self-releasable, that means, that the release liner 36 may be removed from the substrate without applying additional release means, or that it may be dissolved in a suitable solvent.
At step 32, the formed cavities are suitably filled with a filler material, not shown for purposes of figure's readability. The cavities 31a', 31b', 31c', 31d', 31e', 31f , 31g' may be filled with a suitable conductive material, for example a metal, by, first, providing respective seeds in the cavities 31a, 31b, 31c, 31d, 31e, 31f and then by electroless growing the metal in the cavities.
Preferably, an upper surface of the resulting filled cavities 31a', 31b', 31c', 31d', 31e', 31f, 31g' is substantially flush with an upper surface of the substrate 35 so that substantially no height profile along the upper surface of the substrate 35 is produced. This has an advantage in that the release liner 36 may be removed and that a further release liner 37 may be provided on the upper surface of the substrate 35. It will be appreciated that the further release liner 37 covers substantially the whole surface area of the substrate 37 so that no material interference between cavities 31a', 31b', 31c', 31d', 31e', 31f , 31g' and 32 and a further material to be used for forming further elements of the high density structure exists.
At step 33 the substrate 35 is provided with a suitable number of further cavities 33a, 33b, which are subsequently filled with a suitable further material. For example, in case when the high density structure relates to an electrical circuit, the cavities 31a', 31b', 31c', 31d', 31e', 31f , 31g' may be filled with a conductive material, for example, metal, while the cavities 33a, 33b may be field with a resistive material. It will be appreciated that the cavities 33a, 33b may be filled with a different material, or may be used to embed a further device in the substrate 35.
Finally, the further release liner 37 is removed and a resulting high- density structure is revealed. It will be appreciated that the step 33 may be performed a suitable number of times, enabling integration of a suitable plurality of different materials in the substrate 35 for forming a multi- material high density structure. As a finishing step, the cavity 32 may be filled with a suitable miniature electronic device. It will be appreciated that while specific embodiments of the invention have been described above, that the invention may be practiced otherwise than as described. In addition, isolated features discussed with reference to different embodiments may be combined.

Claims

Claims
1. A method of forming a high density structure, comprising the steps of: providing a substrate wherein the high density structure is to be formed with a release liner, said release liner being self- removable; forming at least one cavity in the substrate through the release liner, said at least one cavity forming at least a part of the high density structure; at least partially filling the at least one cavity with a filler material; sintering the thus formed structure; removing the release liner from the substrate after the step of sintering.
2. A method according to claim 1, wherein the release liner removable using ablation.
3. A method according to claim 1, wherein the release-liner is soluble.
4. A method according to claim 1, 2 or 3, wherein the release liner is spin coated or laminated on the surface of the substrate.
5. A method according to any one of the preceding claims, wherein an outer surface of a structure provided by the filler material in the at least one cavity is substantially flush with an outer surface of the substrate.
6. A method according to claim 5, further comprising the steps of: providing a second release liner on the surface of the substrate; forming at least one further cavity in the substrate through the second release liner, said at least one further cavity forming a further part of the high density structure, at least partially filling the at least one further cavity with a further filler material.
7. A method according to claim 6, wherein the at least one cavity is used for embedding an electrically conductive structure and the at least one further cavity is used for embedding a further element of the high density structure, said further element being selected from a group of: an electronic component, an optical component, a fluidic component interconnection, a magnetic structure.
8. A method according to any one of the preceding claims, wherein for the step of at least partially filling the cavity with the filler material and/or for the step of at least partially filling the further cavity with the further filler material squeegee processing is used.
9. A method according to any one of the preceding claims, wherein during the step of at least partially filling the filler material and/or the further filler material are provided in excess for excessively filling the at least one cavity and/or the at least one further cavity.
10. A method according to any one of the preceding claims, wherein a line width of the high density structure is in the order of 50 micrometer.
11. A method according to any one of the preceding claims 6 — 9, wherein height of the at least one cavity and/or of the at least one further cavity is in the range of 20% - 70% of the substrate's thickness, preferably in the range of 20% - 90% of the substrate's thickness.
12. A method according to claim any one of the preceding claims, wherein thickness of the release liner is in the range of 1 — 40 micrometer, more preferably 3 — 10 micrometer.
13. A method according to any one of the preceding claims 1 - 7 and 10 - 11 wherein the step of at least partially filling the at least one cavity and/or at least partially filling the at least one further cavity comprises: - depositing a seed of a metal in the at least one cavity and/or the at least one further cavity; electroless growing a metal layer in the at least one cavity and/or the at least one further cavity.
14. A method according to any one of the preceding claims, wherein for the substrate a substrate comprising at least one pre-manufactured cavity is selected, the method comprising the steps of: providing the release liner in an area of the at least one pre- manufacture cavity for protecting thereof from being filled by the filler material; embedding a device in the at least one pre-manufactured cavity after removing the release liner.
PCT/NL2009/050430 2008-07-15 2009-07-14 A method of forming a high density structure Ceased WO2010008281A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2011518672A JP5442731B2 (en) 2008-07-15 2009-07-14 Method for forming high-density structure
US13/054,277 US8415246B2 (en) 2008-07-15 2009-07-14 Method of forming a high density structure
EP09788230.2A EP2308276B1 (en) 2008-07-15 2009-07-14 A method of forming a high density structure

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP08160452.2 2008-07-15
EP08160452A EP2146559A1 (en) 2008-07-15 2008-07-15 A method of forming a high density structure

Publications (1)

Publication Number Publication Date
WO2010008281A1 true WO2010008281A1 (en) 2010-01-21

Family

ID=40088828

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/NL2009/050430 Ceased WO2010008281A1 (en) 2008-07-15 2009-07-14 A method of forming a high density structure

Country Status (4)

Country Link
US (1) US8415246B2 (en)
EP (2) EP2146559A1 (en)
JP (1) JP5442731B2 (en)
WO (1) WO2010008281A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI556698B (en) * 2014-08-12 2016-11-01 旭德科技股份有限公司 Substrate structure and manufacturing method thereof
CN115190693A (en) 2021-04-02 2022-10-14 奥特斯奥地利科技与系统技术有限公司 Component carrier and method for producing the same

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3948706A (en) * 1973-12-13 1976-04-06 International Business Machines Corporation Method for metallizing ceramic green sheets
US3956052A (en) * 1974-02-11 1976-05-11 International Business Machines Corporation Recessed metallurgy for dielectric substrates
US4080513A (en) * 1975-11-03 1978-03-21 Metropolitan Circuits Incorporated Of California Molded circuit board substrate
US4985601A (en) * 1989-05-02 1991-01-15 Hagner George R Circuit boards with recessed traces
US5460921A (en) 1993-09-08 1995-10-24 International Business Machines Corporation High density pattern template: materials and processes for the application of conductive pastes
US7014727B2 (en) * 2003-07-07 2006-03-21 Potomac Photonics, Inc. Method of forming high resolution electronic circuits on a substrate

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2697447B2 (en) * 1992-01-17 1998-01-14 富士通株式会社 Laser ablation processing method and electronic device
JP3956667B2 (en) * 2001-10-23 2007-08-08 松下電器産業株式会社 Circuit board and manufacturing method thereof
DE102004005300A1 (en) * 2004-01-29 2005-09-08 Atotech Deutschland Gmbh Process for treating carrier material for the production of powder carriers and application of the process
JP4443349B2 (en) * 2004-08-24 2010-03-31 パナソニック株式会社 Manufacturing method of multilayer wiring board

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3948706A (en) * 1973-12-13 1976-04-06 International Business Machines Corporation Method for metallizing ceramic green sheets
US3956052A (en) * 1974-02-11 1976-05-11 International Business Machines Corporation Recessed metallurgy for dielectric substrates
US4080513A (en) * 1975-11-03 1978-03-21 Metropolitan Circuits Incorporated Of California Molded circuit board substrate
US4985601A (en) * 1989-05-02 1991-01-15 Hagner George R Circuit boards with recessed traces
US5460921A (en) 1993-09-08 1995-10-24 International Business Machines Corporation High density pattern template: materials and processes for the application of conductive pastes
US5789121A (en) * 1993-09-08 1998-08-04 International Business Machines Corporation High density template: materials and processes for the application of conductive pastes
US7014727B2 (en) * 2003-07-07 2006-03-21 Potomac Photonics, Inc. Method of forming high resolution electronic circuits on a substrate

Also Published As

Publication number Publication date
US8415246B2 (en) 2013-04-09
JP2011528502A (en) 2011-11-17
EP2308276B1 (en) 2016-10-26
JP5442731B2 (en) 2014-03-12
EP2146559A1 (en) 2010-01-20
EP2308276A1 (en) 2011-04-13
US20110159683A1 (en) 2011-06-30

Similar Documents

Publication Publication Date Title
US9743526B1 (en) Wiring board with stacked embedded capacitors and method of making
KR100834515B1 (en) Forming method of photoresist laminated substrate using metal nanoparticle aerosol, plating method of insulating substrate, surface treatment method of metal layer of circuit board and manufacturing method of multilayer ceramic capacitor
CN1107336C (en) Multi-layer circuit substrate and mfg. method thereof
EP3621107B1 (en) Component with dielectric layer for embedding in component carrier
US6350334B1 (en) Method of manufacturing a multi-layered ceramic substrate
JPH11121645A (en) Ceramic multilayer substrate and method of manufacturing the same
KR20060095813A (en) Embedded chip printed circuit board and method for manufacturing the same
CN103889168A (en) Bearing circuit board, manufacturing method of bearing circuit board and packaging structure
CN103340022A (en) Method and device for assembling electrical components on flexible substrates and assembly of electrical components and flexible substrates
JP6189592B2 (en) Component-embedded printed circuit board and manufacturing method thereof
CN101389189B (en) Method for manufacturing circuit board
CN103635028B (en) Embedded type component circuit board and manufacturing method thereof
TW444522B (en) Process for forming polymer thick film resistors and metal thin film resistors in a printed circuited substrate
CN106034373B (en) High-density multi-layered copper circuit board and preparation method thereof
US8677615B2 (en) Method for embedding electrical components
EP2308276B1 (en) A method of forming a high density structure
JP7642743B2 (en) Method for manufacturing embedded device package structure
CN100459077C (en) Substrate manufacturing method
TWI569696B (en) Method of manufacturing a circuit board and a chip package, and a circuit board produced by using the method
TW202005006A (en) Singulated electronic substrates on a flexible or rigid carrier and related methods
KR20050065289A (en) Semiconductor multilayer wiring substrate of coaxial wiring structure and method of fabricating the same
CN116321677A (en) Embedded circuit substrate and manufacturing method thereof
KR100859008B1 (en) Wiring board manufacturing method
KR100726238B1 (en) Multi-layer printed circuit board manufacturing method
US20060063301A1 (en) Manufacturing method of a multi-layer circuit board with an embedded passive component

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09788230

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2011518672

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

REEP Request for entry into the european phase

Ref document number: 2009788230

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2009788230

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 13054277

Country of ref document: US