WO2011082481A1 - Frequency channel combiner - Google Patents
Frequency channel combiner Download PDFInfo
- Publication number
- WO2011082481A1 WO2011082481A1 PCT/CA2011/000008 CA2011000008W WO2011082481A1 WO 2011082481 A1 WO2011082481 A1 WO 2011082481A1 CA 2011000008 W CA2011000008 W CA 2011000008W WO 2011082481 A1 WO2011082481 A1 WO 2011082481A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signals
- signal
- mhz
- frequency
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
- G01S19/00—Satellite radio beacon positioning systems; Determining position, velocity or attitude using signals transmitted by such systems
- G01S19/01—Satellite radio beacon positioning systems transmitting time-stamped messages, e.g. GPS [Global Positioning System], GLONASS [Global Orbiting Navigation Satellite System] or GALILEO
- G01S19/13—Receivers
- G01S19/32—Multimode operation in a single same satellite system, e.g. GPS L1/L2
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
- G01S19/00—Satellite radio beacon positioning systems; Determining position, velocity or attitude using signals transmitted by such systems
- G01S19/01—Satellite radio beacon positioning systems transmitting time-stamped messages, e.g. GPS [Global Positioning System], GLONASS [Global Orbiting Navigation Satellite System] or GALILEO
- G01S19/13—Receivers
- G01S19/35—Constructional details or hardware or software details of the signal processing chain
- G01S19/37—Hardware or software details of the signal processing chain
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H2/00—Networks using elements or techniques not provided for in groups H03H3/00 - H03H21/00
- H03H2/005—Coupling circuits between transmission lines or antennas and transmitters, receivers or amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H11/00—Networks using active elements
- H03H11/02—Multiple-port networks
- H03H11/34—Networks for connecting several sources or loads working on different frequencies or frequency bands, to a common load or source
Definitions
- the present invention relates to electronics and, more specifically, it relates to methods and systems for processing multiple information bearing signals.
- the Sampling IF Filter provides filtering
- a time continuous signal is first sampled (at a rate above the Nyquist rate) .
- the sampled analog signal is then delayed by different time increments, weighted, and summed to form a Finite Impulse Response (FIR) filter response.
- the filtered Attorney Docket No. 1002P010WO02 signal is then sampled at a lower rate, often less than the Nyquist rate.
- FIR Finite Impulse Response
- the filtered Attorney Docket No. 1002P010WO02 signal is then sampled at a lower rate, often less than the Nyquist rate.
- This aliasing allows the Sampling IF filter to also act as a frequency converter, and for the output to be at a different frequency than the input.
- the output can be extracted at a frequency band equal to the difference between the incoming signal and the Sampling IF filter clock frequency, in a manner identical to a down-conversion achieved with a mixer and a local oscillator.
- the Sampling IF Filter has other properties that are
- the filter response can provide gain.
- the present invention provides methods and systems for filtering and downconverting input signals.
- Cascaded sampling IF filters are used to filter and downconvert signals at specific frequencies to simplify their processing.
- a first sampling IF filter with multiple passbands receives multiple signals.
- the multiple passbands are preferably centered around the frequencies of interest and the sampling frequency of the filter is carefully selected. Passing the signals through the first filter will downconvert the signals.
- Second and subsequent sampling IF filters with multiple selected Attorney Docket No. 1002P010WO02 passbands and sampling frequencies will perform the same function until the desired or workable frequencies result .
- the present invention provides a
- method for processing signals comprising: a) receiving a plurality of signals at a first device which also receives a first sampling clock signal b) filtering and downconverting said plurality of signals using said first device and based on a
- each passband being centered around specific predetermined frequencies, a number of passbands being equal to a number of said plurality of signals, said plurality of signals being downconverted to frequencies based on said first sampling clock signal c) receiving outputs of said first device at a second device which also receives a second sampling clock signal d) filtering and downconverting said plurality of signals using said second device and based on a plurality of passbands, each passband being centered around a frequency of said outputs of said first device, said outputs of said first device being downconverted to frequencies based on said second sampling clock signal.
- the present invention provides a method for processing at least two input signals, the method comprising:
- the present invention provides a circuit for processing input signals, the circuit comprising :
- each transconductance circuit element receiving an input signal and each transconductance circuit element converting said input signal into a current signal;
- a summing node receiving current signals from said transconductance circuit elements, said summing node adding all of said current signals into an internal signal ;
- FIGURE 1 is an illustration of the frequency spectrum of the input signal.
- FIGURE 2 is an illustration of the frequency spectrum of the output of the first device
- FIGURE 3 is an illustration of the frequency spectrum of the final output of the second device
- FIGURE 4 is an illustration of a circuit for combining input signals while filtering the resulting combined signal
- FIGURE 5 is an illustration of a generalized version of the circuit in Figure 4.
- two or more noncontiguous desired signals can be applied to a Sampling IF Filter which has its finite impulse response coefficients set to create two or more pass-bands, one around each of the desired signals.
- the Sampling IF Filter clock frequency can be selected such that its frequency or one of the harmonics of its frequency is between the frequencies of the desired signals, such that at the output the non-contiguous signals are now Attorney Docket No. 1002P010WO02 closer to one another in frequency so that less bandwidth is required to hold all of the desired signals .
- the use of a Sampling IF Filter is also advantageous because of its ability to place zeros at arbitrary frequencies.
- One aspect of the invention is to place these zeros at frequencies that would also alias to the desired output frequencies.
- This composite signal can then be passed through a second Sampling IF Filter device, again having a pass-band filter response around each of the down-converted GPS bands. If this second Sampling IF Filter clock frequency is selected to be 225 Attorney Docket No. 1002P010WO02
- the three GPS bands will exit this second Sampling IF Filter with equal channel separation, at 23 MHz for the L2 channel, at 28 MHz for the frequency inverted L5 channel, and at 33 MHz for the LI channel .
- the incoming signals may be combined in another manner.
- Another embodiment of the invention involves the use of multiple transconductance circuit elements, each of which receives a downconverted signal and each of which converts its downconverted signal into a current.
- the various currents (derived from the various downconverted signals) are then summed at a summing node and the resulting internal signal (a summed current signal) is filtered.
- Figure 4 illustrates an example configuration of such a circuit.
- FIG. 4 Three input signals INI, IN2, IN3 are each received separately by three transconductance circuit elements Gmi(t), Gm 2 (t), and Gm 3 (t) .
- Each Attorney Docket No. 1002P010WO02 transconductance circuit element converts the input signal into a current (ii(t)), i 2 (t), and i 3 (t)) .
- the various currents are then summed into a single current signal by way of a summing node SN.
- the single current signal can then filtered.
- the signal is filtered by way of a capacitor C.
- any suitable filtering means or circuits or circuit elements can be used in lieu of the capacitor.
- a generalized version of the circuit is illustrated in Figure 5 where the filter (FILTER) is shown generally along with the various transconductance circuit elements.
- the output signal (OUT), a summed, filtered version of the input signals, can be processed further if desired.
- the output signal can be upconverted, filtered, or can be processed in any manner desired.
- the original signals may be RF signals and the downconverted signals may be IF signals.
- Some example center frequencies for IF signals are shown as IF frequencies in Table 1 above. Some sample RF signals are also given the same Table 1.
- One advantage to the above embodiment is that signals can be more easily combined in the IF sphere as opposed to the RF sphere. As is well-known, combining signals in RF can lead to issues such as handling the power of the signals. By combining the signals in the IF sphere, the RF issues are thereby avoided.
- circuit elements are active devices and are
- the transconductance circuit elements are programmable such that the conversion parameters from the input signal (INX) to the current signal (i x (t)) are adjustable.
- Example methods for programmable transconductances can be found in the PCT patent application published under publication number WO2009062306, the entirety of which is hereby
- sampling IF filter is preferable, other devices or combinations of devices which perform the same function as the sampling IF filter may also be used.
- sampling IF filters may be found in the following references, both of which are hereby incorporated by reference in their entirety:
Landscapes
- Engineering & Computer Science (AREA)
- Radar, Positioning & Navigation (AREA)
- Remote Sensing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Signal Processing (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
Methods and systems for processing signals wherein a plurality of signals are received at the inputs of a plurality of transconductance circuits which convert the signals into their corresponding current signals. The current signals are then multiplexed into an internal signal. The internal signal is further filtered and transmitted to an output. The transconductance circuits may be programmable in order to adjust and optimize their transconductance. Any of the input signals may result from a downconverting and filtering process.
Description
Attorney Docket No. 1002P010WO02
FREQUENCY CHANNEL COMBINER
TECHNICAL FIELD
[0001] The present invention relates to electronics and, more specifically, it relates to methods and systems for processing multiple information bearing signals.
BACKGROUND OF THE INVENTION
[0002] In certain applications, it is advantageous to receive multiple signals located at different frequencies simultaneously. For example, in GPS it is useful to be able to receive the LI, L2, and L5 signals located at 1575.42 MHz, 1227.60 MHz and 1176.45 MHz simultaneously. To do so in a conventional manner, three parallel receiver chains are required, including three parallel analog to digital converters.
[0003] It would advantageous to provide a means for receiving multiple signals with a single receiver chain, and to arrange for the multiple signals to occupy a contiguous base-band spectrum just before digitizing with a single analog-to-digital converter. Such a receiver
architecture can be realized with the use of the Sampling IF Filter.
[0004] The Sampling IF Filter provides filtering and
downconversion functions. A time continuous signal is first sampled (at a rate above the Nyquist rate) . The sampled analog signal is then delayed by different time increments, weighted, and summed to form a Finite Impulse Response (FIR) filter response. The filtered
Attorney Docket No. 1002P010WO02 signal is then sampled at a lower rate, often less than the Nyquist rate. As a result of this second sampling, multiple frequencies from the input spectrum appear as aliases in the output. This aliasing allows the Sampling IF filter to also act as a frequency converter, and for the output to be at a different frequency than the input. In particular, the output can be extracted at a frequency band equal to the difference between the incoming signal and the Sampling IF filter clock frequency, in a manner identical to a down-conversion achieved with a mixer and a local oscillator.
[0005] The Sampling IF Filter has other properties that are
advantageous. Since it is a Finite Impulse Response filter, the signal undergoes a constant group delay across all frequencies. In addition, since the weighting functions can include amplification, the filter response can provide gain.
SUMMARY OF INVENTION
[0006] The present invention provides methods and systems for filtering and downconverting input signals. Cascaded sampling IF filters are used to filter and downconvert signals at specific frequencies to simplify their processing. A first sampling IF filter with multiple passbands receives multiple signals. The multiple passbands are preferably centered around the frequencies of interest and the sampling frequency of the filter is carefully selected. Passing the signals through the first filter will downconvert the signals. Second and subsequent sampling IF filters with multiple selected
Attorney Docket No. 1002P010WO02 passbands and sampling frequencies will perform the same function until the desired or workable frequencies result .
[0007] In a first aspect, the present invention provides a
method for processing signals comprising: a) receiving a plurality of signals at a first device which also receives a first sampling clock signal b) filtering and downconverting said plurality of signals using said first device and based on a
plurality of passbands, each passband being centered around specific predetermined frequencies, a number of passbands being equal to a number of said plurality of signals, said plurality of signals being downconverted to frequencies based on said first sampling clock signal c) receiving outputs of said first device at a second device which also receives a second sampling clock signal d) filtering and downconverting said plurality of signals using said second device and based on a plurality of passbands, each passband being centered around a frequency of said outputs of said first device, said outputs of said first device being downconverted to frequencies based on said second sampling clock signal.
Attorney Docket No. 1002P010WO02
[0008] In a second aspect, the present invention provides a method for processing at least two input signals, the method comprising:
- receiving said at least two input signals, each input signal being received at a separate
transconductance circuit element;
- converting each input signal into a current signal resulting in at least two current signals;
- summing said at least two current signals into a single internal signal;
- filtering said internal signal to result in an output signal.
[0009] In a further aspect, the present invention provides a circuit for processing input signals, the circuit comprising :
- at least two transconductance circuit elements, each transconductance circuit element receiving an input signal and each transconductance circuit element converting said input signal into a current signal;
- a summing node receiving current signals from said transconductance circuit elements, said summing node adding all of said current signals into an internal signal ;
- a signal filter receiving and filtering said
internal signal, said signal filter outputting an output signal .
Attorney Docket No. 1002P010WO02
BRIEF DESCRIPTION OF THE DRAWINGS
[0010] The drawings show features and advantages will become more apparent from a detailed consideration of the invention when taken in conjunction with the drawings in which :
FIGURE 1 is an illustration of the frequency spectrum of the input signal.
FIGURE 2 is an illustration of the frequency spectrum of the output of the first device;
FIGURE 3 is an illustration of the frequency spectrum of the final output of the second device;
FIGURE 4 is an illustration of a circuit for combining input signals while filtering the resulting combined signal; and
FIGURE 5 is an illustration of a generalized version of the circuit in Figure 4.
DETAILED DESCRIPTION OF THE INVENTION
[0011] In one aspect of the invention, two or more noncontiguous desired signals can be applied to a Sampling IF Filter which has its finite impulse response coefficients set to create two or more pass-bands, one around each of the desired signals. The Sampling IF Filter clock frequency can be selected such that its frequency or one of the harmonics of its frequency is between the frequencies of the desired signals, such that at the output the non-contiguous signals are now
Attorney Docket No. 1002P010WO02 closer to one another in frequency so that less bandwidth is required to hold all of the desired signals .
[0012] The use of a Sampling IF Filter is also advantageous because of its ability to place zeros at arbitrary frequencies. One aspect of the invention is to place these zeros at frequencies that would also alias to the desired output frequencies.
[0013] Another feature of the Sampling IF Filter that has not been previously exploited is that effectively an LO (local oscillator) is available at all multiples of the output frequency. This allows the use of different harmonic multiples of the second sampling clock to serve as an LO for different desired frequencies.
[0014] In one implementation, as an example, the three GPS
bands, LI, L2, and L5 can be applied to a first Sampling IF Filter device which has a pass-band filter response around each GPS band. (See Figure 1) If the Sampling IF Filter clock frequency is chosen to be 1299 MHz, then the three GPS bands will exit the Sampling IF Filter at the Frequencies shown in Figure 2. It should be noted that the spectrum for L2 and L5 will be inverted at this point .
[0015] This composite signal, the output of the first device, can then be passed through a second Sampling IF Filter device, again having a pass-band filter response around each of the down-converted GPS bands. If this second Sampling IF Filter clock frequency is selected to be 225
Attorney Docket No. 1002P010WO02
MHz, then the three GPS bands will exit the second
Sampling IF Filter with equal channel separation, as shown in Figure 3. It should be noted that the spectrum for L2 and L5 have again been inverted, and as a result emerge from the second Sampling IF Filter correctly.
[0016] The three GPS channels have been filtered and down
converted, and have emerged at the base-band as contiguous signals which can be digitized in a single analog-to-digital converter.
[0017] It should be noted that closer frequency spacing between the LI, L2, and L5 outputs can be achieved as long as at least one GPS band is allowed to be frequency inverted at the input to the analog-to-digital converter. For example, if the clock frequency of the first Sampling IF Filter is chosen to be 1373 MHz, then the three GPS channels will emerge from this first Sampling IF Filter at 146 MHz for a frequency inverted L2 channel, at 197 MHz for a frequency inverted L5 channel, and at 202 MHz for the LI channel. If these signals are then applied to the second Sampling IF Filter having a clock frequency of 169 MHz, the three GPS bands will exit this second Sampling IF Filter with equal channel separation, at 23 MHz for the L2 channel, at 28 MHz for the frequency inverted L5 channel, and at 33 MHz for the LI channel .
[0018] Alternatively, a filter with an output sampling
frequency that placed an effective LO close to each desired RF channel can be used. With a sampling frequency of 42 times the chip-rate (1.023 MHz),
Attorney Docket No. 1002P010WO02 appropriate LO frequencies can be found at the 37th , 29th, and 27th multiples of the output sampling frequency for the LI, L2 and L5 bands respectively as indicated in Table I. Thus the filter requires a sampling frequency of 42*1.023=42.966 MHz.
Table I
[0019] Other frequencies that those listed in Table 1 are, of course, possible. It should also be noted that the downconversion process (the process of downconverting a signal from an RF frequency to a lower IF frequency) is well-known to those skilled in the art.
[0020] After the first filter which downconverts incoming
signals, the incoming signals may be combined in another manner. Another embodiment of the invention involves the use of multiple transconductance circuit elements, each of which receives a downconverted signal and each of which converts its downconverted signal into a current. The various currents (derived from the various downconverted signals) are then summed at a summing node and the resulting internal signal (a summed current signal) is filtered. Figure 4 illustrates an example configuration of such a circuit.
[0021] Referring to Fig. 4, three input signals INI, IN2, IN3 are each received separately by three transconductance circuit elements Gmi(t), Gm2(t), and Gm3(t) . Each
Attorney Docket No. 1002P010WO02 transconductance circuit element converts the input signal into a current (ii(t)), i2(t), and i3(t)) . The various currents are then summed into a single current signal by way of a summing node SN. The single current signal can then filtered. In the example, the signal is filtered by way of a capacitor C. Of course, any suitable filtering means or circuits or circuit elements can be used in lieu of the capacitor. A generalized version of the circuit is illustrated in Figure 5 where the filter (FILTER) is shown generally along with the various transconductance circuit elements.
[0022] The output signal (OUT), a summed, filtered version of the input signals, can be processed further if desired. The output signal can be upconverted, filtered, or can be processed in any manner desired.
[0023] It should be noted that the input signals are,
preferably, downconverted versions of original signals. As an example, the original signals may be RF signals and the downconverted signals may be IF signals. Some example center frequencies for IF signals are shown as IF frequencies in Table 1 above. Some sample RF signals are also given the same Table 1.
[0024] It should further be noted that while Figure 4
illustrates 3 transconductance circuit elements, multiple (i.e. more than 2 or 3) instances of these circuit elements may be used, each one receiving an input signal and each one sending its output to a summing node .
Attorney Docket No. 1002P010WO02
[0025] One advantage to the above embodiment is that signals can be more easily combined in the IF sphere as opposed to the RF sphere. As is well-known, combining signals in RF can lead to issues such as handling the power of the signals. By combining the signals in the IF sphere, the RF issues are thereby avoided.
[0026] It should further be noted that the transconductance
circuit elements are active devices and are
programmable. Preferably, the transconductance circuit elements are programmable such that the conversion parameters from the input signal (INX) to the current signal (ix(t)) are adjustable. Example methods for programmable transconductances can be found in the PCT patent application published under publication number WO2009062306, the entirety of which is hereby
incorporated by reference.
[0027] Of course, the principles of the method described above may be used for other frequencies as well. Furthermore, it is to be noted that while a sampling IF filter is preferable, other devices or combinations of devices which perform the same function as the sampling IF filter may also be used.
[0028] Further information regarding sampling IF filters may be found in the following references, both of which are hereby incorporated by reference in their entirety:
Muhammad K & Staszewski RB (2004) Direct RF sampling mixer with recursive filtering in charge domain. Proceedings of the IEEE International Symposium on
Attorney Docket No. 1002P010WO02
Circuits and Systems (ISCAS'04), Vancouver, Canada, May 23-26 2004, 1: 577-580.
Karvonen S, Riley T & Kostamovaara J (2001) A low noise quadrature subsampling mixer. Proceedings of the International Symposium on Circuits and Systems (ISCAS ' 2001) , Sydney, Australia, 4: 790-793.
[0029] A person understanding this invention may now conceive of alternative structures and embodiments or variations of the above all of which are intended to fall within the scope of the invention as defined in the claims that follow .
Claims
1. A method for processing at least two input signals, the method comprising:
- receiving said at least two input signals, each input signal being received at a separate transconductance circuit element ;
- converting each input signal into a current signal resulting in at least two current signals;
- summing said at least two current signals into a single internal signal;
- filtering said internal signal to result in an output signal .
2. A method according to claim 1 wherein at least one
transconductance circuit element is programmable.
3. A method according to claim 1 wherein each input signal is a result of a downconversion process.
4. A method according to claim 1 wherein said current signals are summed at a summing node .
5. A method according to claim 1 wherein at least one of said transconductance circuit elements is an active device.
6. A method according to claim 1 wherein at least one of said at least two input signals is received from a filter and said at least one of said at least two input signals is a result of a downconversion process.
Attorney Docket No. 1002P010WO02
7. A method for processing signals comprising:
a) receiving a plurality of signals at a first device which also receives a first sampling clock signal
b) filtering and downconverting said plurality of signals using said first device and based on a plurality of passbands, each passband being centered around specific predetermined frequencies, a number of passbands being equal to a number of said plurality of signals, said plurality of signals being downconverted to frequencies based on said first sampling clock signal
c) receiving outputs of said first device at a second device which also receives a second sampling clock signal
d) filtering and downconverting said plurality of signals using said second device and based on a plurality of passbands, each passband being centered around a frequency of said outputs of said first device, said outputs of said first device being downconverted to frequencies based on said second sampling clock signal .
8. A method according to claim 7 wherein said first and second devices are sampling IF filters.
9. A method according to claim 7 wherein each signal in steps b) and c) are downconverted to a frequency which is a difference between an original frequency and a frequency of a sampling clock signal.
10. A method according to claim 7 wherein steps a) -b) are repeated for subsequent devices for outputs of step d)
Attorney Docket No. 1002P010WO02
11. A method according to claim 7 wherein said plurality of signals in step a) comprises signals at 1575.42 MHz, 1227.6 MHz, and 1176.45 MHz.
12. A method according to claim 11 wherein said first sampling clock signal has a frequency of 1299 MHz.
13. A method according to claim 12 wherein said second sampling clock signal has a frequency of 225 MHz.
14. A method according to claim 13 wherein an output of said second device comprises signals at 51 MHz, 102 MHz, and 153 MHz.
15. A circuit for processing input signals, the circuit
comprising :
- at least two transconductance circuit elements, each transconductance circuit element receiving an input signal and each transconductance circuit element converting said input signal into a current signal;
- a summing node receiving current signals from said transconductance circuit elements, said summing node adding all of said current signals into an internal signal;
- a signal filter receiving and filtering said internal signal, said signal filter outputting an output signal.
16. A circuit according to claim 15 wherein each input signal is a result of a downconversion process.
17. A circuit according to claim 15 wherein at least one of said transconductance circuit elements is an active device.
Attorney Docket No. 1002P010WO02
18. A circuit according to claim 15 wherein at least one of said transconductance circuit elements is programmable in how said input signal is converted into a current signal.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US29324310P | 2010-01-08 | 2010-01-08 | |
| US61/293,243 | 2010-01-08 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2011082481A1 true WO2011082481A1 (en) | 2011-07-14 |
Family
ID=44305147
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/CA2011/000008 Ceased WO2011082481A1 (en) | 2010-01-08 | 2011-01-07 | Frequency channel combiner |
Country Status (1)
| Country | Link |
|---|---|
| WO (1) | WO2011082481A1 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2589980A1 (en) * | 2011-11-04 | 2013-05-08 | Leica Geosystems AG | Distance sensor |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030194984A1 (en) * | 2001-04-11 | 2003-10-16 | Toncich Stanley S. | Tunable phase shifter and applications for same |
| US20040017250A1 (en) * | 2002-07-24 | 2004-01-29 | Horia Giuroiu | Method and apparatus for checking the response of a transconductance- capacitance filter |
| WO2009062306A1 (en) * | 2007-11-15 | 2009-05-22 | Kaben Wireless Silicon Inc. | Sampling filter using multiple clocks |
-
2011
- 2011-01-07 WO PCT/CA2011/000008 patent/WO2011082481A1/en not_active Ceased
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030194984A1 (en) * | 2001-04-11 | 2003-10-16 | Toncich Stanley S. | Tunable phase shifter and applications for same |
| US20040017250A1 (en) * | 2002-07-24 | 2004-01-29 | Horia Giuroiu | Method and apparatus for checking the response of a transconductance- capacitance filter |
| WO2009062306A1 (en) * | 2007-11-15 | 2009-05-22 | Kaben Wireless Silicon Inc. | Sampling filter using multiple clocks |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2589980A1 (en) * | 2011-11-04 | 2013-05-08 | Leica Geosystems AG | Distance sensor |
| WO2013064570A1 (en) | 2011-11-04 | 2013-05-10 | Leica Geosystems Ag | Distance-measuring device |
| US9599713B2 (en) | 2011-11-04 | 2017-03-21 | Leica Geosystems Ag | Distance-measuring device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1997231B1 (en) | Transceiver development in vhf/uhf/gsm/gps/bluetooth/cordless telephones | |
| AU683082B2 (en) | UHF/L-band monolithic direct digital receiver | |
| CN103828244B (en) | Super Heterodyne Receiver and method of reseptance | |
| US8630381B2 (en) | Apparatus and method for receiving dual band RF signals simultaneously | |
| US9496899B2 (en) | Bandpass sampling receiver, and method for designing and reconstructing a filter thereof | |
| US8433276B2 (en) | Sampling circuit and receiver | |
| US8452826B2 (en) | Digital frequency channelizer | |
| US10122551B2 (en) | Methods and systems for programmable digital down-conversion | |
| US8599968B2 (en) | Sampling circuit and receiver utilizing the same | |
| JP2005521343A (en) | Multi-channel signal receiver | |
| EP2926463A1 (en) | Sliding if transceiver architecture | |
| US8976916B2 (en) | Apparatus and method for receiving dual band RF signals simultaneously | |
| WO2001018954A1 (en) | System for down-converting a signal using a discrete fourier-transform calculation and method | |
| KR101523738B1 (en) | Signal receiver with digital front end supporting multiple band and signal receiving method using the same | |
| WO2011082481A1 (en) | Frequency channel combiner | |
| US9571036B2 (en) | Heterodyne receiver structure, multi chip module, multi integrated circuit module, and method for processing a radio frequency signal | |
| Dolecek | Multiplierless Wideband and Narrowband CIC Compensator for SDR Application | |
| KR20110051482A (en) | Bandpass Sampling Method Using One-Side Band Conversion | |
| Singh et al. | Design of programmable digital down converter for WiMAX Charanjit Singh1, Dr. Manjeet Singh Patterh1 and Dr. Sanjay Sharma2 | |
| Han | A flexible and compact digital front-end design for wideband software radio receivers | |
| Anderson et al. | The Analog Devices AD6636 Digital Downconverter as a Candidate LWA Receiver Component | |
| Unnithan et al. | Study and Implementation of Programmable DDC in SDRP | |
| KR20150059096A (en) | Sub-sampling receiver | |
| JP2016111434A (en) | Receiving device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 11731639 Country of ref document: EP Kind code of ref document: A1 |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 11731639 Country of ref document: EP Kind code of ref document: A1 |