WO2013015776A1 - Seed layer for a p + silicon germanium material for a non-volatile memory device and method - Google Patents

Seed layer for a p + silicon germanium material for a non-volatile memory device and method Download PDF

Info

Publication number
WO2013015776A1
WO2013015776A1 PCT/US2011/045124 US2011045124W WO2013015776A1 WO 2013015776 A1 WO2013015776 A1 WO 2013015776A1 US 2011045124 W US2011045124 W US 2011045124W WO 2013015776 A1 WO2013015776 A1 WO 2013015776A1
Authority
WO
WIPO (PCT)
Prior art keywords
silicon
wiring structure
depositing
overlying
silicon germanium
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2011/045124
Other languages
French (fr)
Inventor
Mark Harold CLARK
Scott Brad Herner
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Crossbar Inc
Original Assignee
Crossbar Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Crossbar Inc filed Critical Crossbar Inc
Priority to EP11870128.3A priority Critical patent/EP2735028A4/en
Priority to CN201180073598.1A priority patent/CN103828047A/en
Publication of WO2013015776A1 publication Critical patent/WO2013015776A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
    • H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011—Manufacture or treatment of multistable switching devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011—Manufacture or treatment of multistable switching devices
    • H10N70/021—Formation of switching materials, e.g. deposition of layers
    • H10N70/023—Formation of switching materials, e.g. deposition of layers by chemical vapor deposition, e.g. MOCVD, ALD
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011—Manufacture or treatment of multistable switching devices
    • H10N70/061—Shaping switching materials
    • H10N70/063—Shaping switching materials by etching of pre-deposited switching material layers, e.g. lithography
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/20—Multistable switching devices, e.g. memristors
    • H10N70/24—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
    • H10N70/245—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies the species being metal cations, e.g. programmable metallization cells
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801—Constructional details of multistable switching devices
    • H10N70/821—Device geometry
    • H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801—Constructional details of multistable switching devices
    • H10N70/841—Electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801—Constructional details of multistable switching devices
    • H10N70/881—Switching materials
    • H10N70/884—Switching materials based on at least one element of group IIIA, IVA or VA, e.g. elemental or compound semiconductors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/24—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using chemical vapour deposition [CVD]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3404—Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials
    • H10P14/3411—Silicon, silicon germanium or germanium

Definitions

  • the present invention is generally related to resistive switching devices. More particularly, embodiments according to the present invention provide a method and a structure to form a low temperature crystalline silicon material for a resistive switching device.
  • Embodiments according to the present invention can be applied to non- volatile memory devices but it should be recognized that the present invention can have a much broader range of applicability.
  • the present invention is generally related to resistive switching devices. More particularly, embodiments according to the present invention provide a method and a structure to form a low temperature crystalline silicon material for a resistive switching device.
  • Embodiments according to the present invention can be applied to non- volatile memory devices but it should be recognized that the present invention can have a much broader range of applicability.
  • a method for forming a resistive switching device includes providing a substrate having a surface region and depositing a first dielectric material overlying the surface region of the substrate.
  • a first wiring structure is formed overlying the first dielectric material.
  • the first wiring structure is elongated in shape and spatially configured to extend in a first direction in a specific embodiment.
  • the method includes depositing a silicon material overlying the first wiring structure.
  • the silicon layer is characterized by a thickness of no greater than about 60 Angstroms.
  • a silicon germanium material is deposited at a depositing temperature raging from about 400 Degree Celsius to about 490 Degree Celsius overlying the first wiring structure using the silicon material as a seed layer.
  • the silicon germanium material is substantially free of voids and has a crystalline characteristic in a specific embodiment.
  • the method includes depositing a resistive switching material overlying the silicon germanium material.
  • the resistive switching material comprising an amorphous silicon material.
  • a conductive material is formed overlying at least the resistive material and a second wiring structure is formed overlying at least the conductive material.
  • a resistive switching device in a specific embodiment, includes a first wiring structure.
  • the first wiring structure is elongated in shape and spatially configured to extend in a first direction in a specific embodiment.
  • the device includes a junction layer comprising a silicon germanium material overlying the first wiring structure.
  • the silicon germanium material has a p+ impurity characteristic and a crystalline characteristic.
  • the device includes a resistive switching material comprising an amorphous silicon material overlying the junction layer and a second wiring structure overlying the resistive switching material.
  • the second wiring structure is elongated in shape and spatially configured to extend in a second direction orthogonal to the first direction.
  • the resistive switching device is disposed in an N by M crossbar array in a specific embodiment, where N and M are integers (N>1, M>1).
  • embodiments according to the present invention provide a method to form a silicon germanium material at a low temperature for fabrication of a non- volatile memory device.
  • the low temperature is compatible with thermal budget of conventional CMOS processes (e.g. back-end CMOS process) and provide easy integration to the process flow.
  • the silicon germanium material may be doped using impurity species (for example a boron species) to provide for a suitable conductivity for proper operation of the non- volatile memory device in a specific embodiment.
  • impurity species for example a boron species
  • embodiments of the methods use conventional semiconductor processing techniques without modification to the equipments.
  • the resistive memory described herein may provide many benefits, including low power consumption memories, non-volatile memories, and the like.
  • devices including processors, communications interfaces, and the like may incorporate such resistive memory devices.
  • Such devices may include computers, computing tablets, portable phones, e-readers, or the like. Accordingly, such devices may be considered within the scope of the present inventions.
  • a method of forming a non- volatile memory device includes providing a substrate having a surface region, depositing a first dielectric material overlying the surface region of the substrate, and forming a first wiring structure overlying the first dielectric material.
  • a process includes depositing a silicon material overlying the first wiring structure, the silicon layer being characterized by a thickness of no greater than about 100 Angstroms, and depositing a silicon germanium material at a depositing temperature raging from about 400 Degree Celsius to about 490 Degree Celsius overlying the first wiring structure using the silicon material as a seed layer, the silicon germanium material being substantially free of voids and having a polycrystalline characteristic.
  • a method includes depositing a resistive switching material comprising an amorphous silicon material overlying the silicon germanium material, depositing a conductive material overlying the resistive material, and forming a second wiring structure overlying the conductive material.
  • a resistive switching device comprising is described.
  • One product includes a first wiring structure, spatially configured to extend in a first direction, and a junction layer overlying the first wiring structure comprising a silicon germanium material having a p+ impurity characteristic and a polycrystalline characteristic.
  • a device includes a resistive switching material comprising an amorphous silicon material overlying the junction layer, and a second wiring structure, spatially configured to extend in a second direction orthogonal to the first direction.
  • a device is manufactured according to various processes.
  • One process includes providing a substrate having a surface region, depositing a first dielectric material overlying the surface region of the substrate, and forming a first wiring structure overlying the first dielectric material.
  • a technique includes depositing a silicon material overlying the first wiring structure, the silicon layer being characterized by a thickness of no greater than about 100 Angstroms, and depositing a silicon germanium material at a depositing temperature raging from about 400 Degree Celsius to about 490 Degree Celsius overlying the first wiring structure using the silicon material as a seed layer, the silicon germanium material being substantially free of voids and having a polycrystalline characteristic.
  • a method includes depositing a resistive switching material comprising an amorphous silicon material overlying the silicon germanium material, depositing a conductive material overlying the resistive material, and forming a second wiring structure overlying the conductive material.
  • Figure 1-11 are simplified diagrams illustrating a method of forming a non-volatile memory device according to an embodiment of the present invention.
  • Figure 12 is a simplified plot illustrating a crystalline temperature of a silicon germanium material as a function of germanium composition according to an embodiment of the present invention.
  • Figure 13 illustrates transmission electron microscope images of the silicon germanium material formed under different experiment conditions according to embodiments of the present invention.
  • the present invention is generally related to resistive switching devices. More particularly, embodiments according to the present invention provide a method and a structure to form a low temperature crystalline silicon material for a resistive switching device.
  • Embodiments according to the present invention can be applied to non- volatile memory devices but it should be recognized that the present invention can have a much broader range of applicability.
  • a typical device consists of a pair of metal electrodes sandwiching an amorphous silicon layer in a so-called Metal/a-Si/Metal (M/a-Si/M) structure, in which the voltage applied across the pair of metal electrodes causes changes in the resistance of the a-Si material.
  • M/a-Si/M Metal/a-Si/Metal
  • These conventional M/a-Si/M based switching devices can have the advantages of high Ion/Ioff ratios, and can be fabricated with a CMOS compatible fabrication process and materials. However, these devices usually require high voltage for operation, have poor endurance characteristics, and cannot be scaled to nanometers, as demanded by present consumer electronics application.
  • defect level in an interface region formed between the amorphous silicon switching material and a metal electrode would have to be controlled.
  • the defect level can be controlled by using a suitable silicon material disposed between the electrode material and the amorphous silicon switching material.
  • Embodiments according to the present invention provide a method to form a silicon germanium material and a structure to form a non-volatile memory with desirable switching characteristic and device reliability.
  • bottom and top are for references and illustration only and not meant to be limiting.
  • FIG. 1-11 are simplified diagrams illustrating a method for forming a resistive switching device for a non-volatile memory device according to an embodiment of the present invention.
  • a semiconductor substrate 102 having a surface region 104 is provided.
  • the semiconductor substrate can be a single crystal silicon wafer, a silicon germanium material, a silicon on insulator (commonly called SOI) depending on the embodiment.
  • SOI silicon on insulator
  • the semiconductor substrate can have one or more MOS devices formed thereon.
  • the one or more MOS devices can be controlling circuitry for the resistive switching device in a specific embodiment.
  • the method includes depositing a first dielectric material 202 overlying the semiconductor substrate.
  • the first dielectric material can be silicon oxide, silicon nitride, a dielectric stack of alternating layers of silicon oxide and silicon nitride (for example, an ONO stack), a low K dielectric, a high K dielectric, or a combination, and others, depending on the application.
  • the first dielectric material 202 can be deposited using techniques such as chemical vapor deposition, including low pressure chemical vapor deposition, plasma enhanced chemical vapor deposition, atomic layer deposition (ALD), physical vapor deposition, including any combination of these, and others
  • the method includes depositing a first wiring material overlying the first dielectric material.
  • the first wiring material can be a suitable metal material including alloy materials, or a semiconductor material having a suitable conductivity characteristic.
  • the metal material can be tungsten, aluminum, copper or silver, and others. Additionally, the first wiring metal may be a combination of conductive materials. In various embodiments, these metal materials may be deposited using a physical vapor deposition process, chemical vapor deposition process, electroplating, or electrodeless deposition process, including any combinations of these, and others.
  • the semiconductor material can be, for example, a suitably doped silicon material in certain embodiments.
  • a first adhesion material 304 is first formed overlying the first dielectric material before deposition of the first wiring material to promote adhesion of the first wiring material to the first dielectric material.
  • a diffusion barrier material 306 may also be formed overlying the metal material to prevent the metal material to contaminate other portions of the device in a specific embodiment.
  • the method subjects the first wiring material to a first pattern and etching process to form a first wiring structure 402 in a specific embodiment.
  • the first wiring structure includes a plurality of first elongated structures that may extend in a first direction 404 in a specific embodiment.
  • the method deposits a second dielectric material 502 overlying the first wiring structure.
  • the second dielectric material can be silicon oxide, silicon nitride, a dielectric stack of alternating layers of silicon oxide and silicon nitride (for example, an ONO stack), a low K dielectric, a high K dielectric, or a combination, and others, depending on the application.
  • the second dielectric material can be subjected to a planarizing process to isolate the first wiring structure in a specific embodiment. As shown in Figure 5, a surface region 504 of the diffusion barrier material may be exposed after chemical or mechanical planarizing.
  • the method includes forming a first silicon material 602 overlying at least the first wiring structure and the exposed surface of the second dielectric material.
  • the first silicon material can be formed using a deposition process such as a low pressure chemical vapor deposition process a plasma enhanced chemical vapor deposition process using silane (SiH 4 ) or disilane (Si 2 H 6 ), or a suitable chlorosilane depending on the application.
  • the first silicon material can be deposited using a physical vapor deposition process from a suitable silicon target.
  • Deposition temperature can range from about 380 Degree Celsius to about 450 Degree Celsius, and preferably not higher than 440 Degree Celsius.
  • the first silicon material is deposited using a low pressure chemical vapor deposition process using disilane at a deposition temperature ranging from about 400 Degree Celsius to about 460 Degree Celsius.
  • the first silicon material layer is further characterized by a thickness of no greater than about 100 Angstroms and in some cases less than about 50 Angstrom in a specific embodiment.
  • junction material 604 overlying the first wiring structure using the first silicon material as a seed layer for junction material 604.
  • the junction material can be a suitable semiconductor material in a specific embodiment.
  • the semiconductor material can be a polycrystalline silicon germanium (poly-SiGe) material.
  • the polycrystalline silicon germanium material can be doped with a suitable impurity species to have a desirable conductivity.
  • the polycrystalline silicon germanium material can be deposited using a chemical vapor deposition process such as a low pressure chemical vapor deposition process, a plasma enhanced chemical vapor deposition process, atomic layer deposition (ALD) and others.
  • the polycrystalline silicon germanium material can have a p+ impurity characteristic.
  • the p+ impurity characteristic can be provided using a boron species, an aluminum species or a gallium species and the likes, depending on the application.
  • the p+ impurity species is provided by a boron species co-deposited with silane and germane.
  • the boron species can be provided the using diborane in a specific embodiment.
  • Ex-situ deposition may also be used, depending on the embodiment. Deposition temperature ranges from about 380 Degree Celsius to about 460 Degree Celsius and in some cases ranges from about 400 Degree Celsius to about 440 Degree Celsius.
  • the as deposited p+ silicon germanium material has a crystalline characteristic without further anneal.
  • the boron doped silicon germanium material has a lower crystalline temperature than an undoped silicon germanium material.
  • the p+ silicon germanium material is typically characterized by a sheet resistance of no greater than 0.1 ohm-cm in a specific embodiment.
  • the method deposits a resistive switching material 702 overlying the junction layer.
  • the resistive switching material can be a second silicon material.
  • the second silicon material can be an amorphous silicon material or a polycrystalline silicon material, and others, depending on the embodiment.
  • the resistive switching material comprises an amorphous silicon material.
  • Deposition techniques can include a chemical vapor deposition process CVD), physical vapor deposition (PVD) process, an atomic layer deposition (ALD) process, and others.
  • the chemical vapor process can be a low pressure chemical vapor deposition process, plasma enhanced chemical vapor deposition process, deposited using precursors such as silane, disilane, a suitable chlorosilane in a reducing environment, a combination, and others.
  • Deposition temperature can range from 250 Degree Celsius to about 500 Degree Celsius. In some cases, deposition temperature ranges from about 400 Degree Celsius to about 440 Degree Celsius and no greater than about 450 Degree Celsius.
  • the method includes depositing a second conductive material overlying the resistive switching material.
  • the second conductive material 802 can be a metal material such as copper, silver, gold, platinum, palladium, nickel, zinc or others.
  • the second conductive metal material is characterized by a suitable diffusivity in the resistive switching material in a presence of an electric field in a specific embodiment.
  • the metal material can be silver or an alloy of silver.
  • the alloy of silver comprises at least 80 percent of silver in a specific embodiment.
  • the silver material forms a silver region in a portion of the amorphous silicon material upon application of the electric filed.
  • the silver region comprises a plurality of silver particles, including silver ions, silver clusters, silver atoms and a combination.
  • the plurality of silver particles may be formed in defect sites of the amorphous silicon material in a specific embodiment.
  • the silver region further comprises a silver filament structure extending towards the first wiring structure.
  • the filament structure can be characterized by a length, a distance between the silver particles, and a distance between the filament structure and the first electrode structure.
  • the resistive switching material for example, the amorphous silicon material
  • the resistive switching material is characterized by a resistance depending at least on a length, a distance between the silver particles, and a distance between the filament structure and the first electrode structure. Due to material mismatch, defect density is higher at an interface region formed between the amorphous silicon material 702, and junction material layer 604, and may cause a short.
  • the junction layer for example, p+ polycrystalline silicon germanium material controls an interfacial defect density for proper switching behavior of the resistive switching device in a specific embodiment.
  • the method can deposit an adhesion material and a diffusion barrier material overlying the second conductive material.
  • the adhesion material can be a titanium material, tungsten material, or the like, in various embodiments.
  • the diffusion barrier material can include titanium nitride, titanium tungsten, tantalum nitride, and others depending on the application.
  • the adhesion material and the diffusion barrier material can be deposited using a chemical vapor deposition process, a physical vapor deposition process, atomic, including a combination of these, and others.
  • junction material 604 including the seed layer 602, the resistive switching material 702, the second conductive material 802, including the adhesion material and the diffusion barrier material to a pattern and etching process to form one or more pillar structures 902 overlying a respective first wiring structure 302-306, as shown in Figure 9.
  • a third dielectric material 1002 is deposited overlying the one or more pillar structures and to fill the gaps between the pillar structures to isolate the pillar structures in a specific embodiment, and the third dielectric material 1002 may be planarized as shown in Figure 10.
  • the third dielectric material can be silicon oxide, silicon nitride, a dielectric stack comprising alternative layers of silicon oxide and silicon nitride (for example, an ONO), a high K dielectric, a low K dielectric, or a combination, and others depending on the application.
  • the planarizing process can be a chemical mechanical polishing process using the diffusion barrier material as a polish stop layer in a specific embodiment. Alternatively, an etch back process or a combination of etch back process and chemical mechanical polishing process may be used.
  • the method includes depositing a second wiring material 1102 overlying the one or more pillar structures and the third dielectric material.
  • the second wiring material can be aluminum, copper, tungsten, silver or a semiconductor material having a suitable conductivity.
  • the second wiring material can include at least one adhesion material and at least one diffusion barrier material in a specific embodiment.
  • titanium can be formed overlying the pillar structure and the third dielectric material and titanium nitride can formed overlying titanium for adhesion/diffusion barrier material.
  • the second wiring material is subjected to a pattern and etch process to form a second wiring structure overlying the structure illustrated in Figure 11.
  • the second wiring structure may be locally elongated in shape and spatially configured to extend in a second direction.
  • the second direction is at an angle with respect to the first direction of the first wiring structure.
  • the second direction is orthogonal to the first direction in a specific embodiment.
  • a third dielectric material overlying the second wiring structure may be applied to isolate each of the second wiring structures.
  • the method may then include formation of one or more passivation layers and global wiring structures and others depending on the application.
  • the seed layer can be optional for certain embodiments while the p+ silicon germanium material deposited has the desirable crystalline and conductive characteristics at a deposition temperature not higher than 450 Degree Celsius.
  • the active metal material for example, the silver material can be formed in a via structure to further reduce an effective size of the device.
  • FIG. 12 A simplified plot of deposition temperature of crystalline silicon germanium material as a function of germanium composition. As illustrated, deposited silicon germanium material may be polycrystalline without further anneal. As shown, the minimum deposition temperature for a polycrystalline silicon germanium material decreases monotonically (dotted line) as the germanium concentration increases.
  • CMOS processes typically use copper and aluminum as interconnects, accordingly, the deposition temperature for silicon germanium may be limited as a CMOS process. As illustrated, when a process uses copper interconnects, the temperature of subsequent processes should not be higher than about 400 Degree Celsius; and when the process uses aluminum interconnects, the process temperature should not be higher than about 480 Degree Celsius.
  • the deposition temperature of the germanium material should be no higher than about 400 degrees C.
  • the deposition temperature may be lowered.
  • the deposition temperature may range from about 380 degrees C to no higher than about 400 degrees C.
  • impurity material such as a boron species provides a dopant source to increase conductivity of the silicon germanium material and does not affect the polycrystalline characteristic but can further lower the crystallization temperature.
  • TEM transmission electron microscope
  • image 1304 is obtained from a p+ silicon germanium material 1310 deposited overlying a silicon seed layer 1312.
  • P+ silicon germanium material layer 1310 has polycrystalline grains extending continuously throughout and has a low sheet resistance (about 0.02 ohm-cm). Additionally, in this example, P+ silicon germanium material layer 1310 is free of voids and exhibits desirable conductivity.
  • seed layer 1308 is at least twice as thick as seed layer 1312. From the experiment results, the silicon seed layer should have an optimized thickness and in some cases no greater than 100 Angstroms in a specific embodiment.
  • p+ silicon germanium material has a measured thickness of about 59.5 nm overlying a silicon seed layer of a measured thickness of about 6.9 nm.
  • the p+ silicon germanium material is continuous, free of voids, and exhibits desirable conductivity. The process parameters is summarized as follow:
  • the memory structures illustrated in Figures 1-11 may be performed as part of a back-end CMOS process. Structures underlying these memory structures may include memory control circuitry, processing circuitry (e.g. CPU, GPU), logic structures (e.g. FPGA), or the like. In various embodiments, a component or device including the memory structures may be combined with one or more components upon a common chip substrate, upon a common circuit board, or the like. The other components may include processing components (e.g. CPU, GPU), communications components (e.g. RF, WiFi), output display and display controllers, and the like. A resulting device may include a computer, a hand-held device (e.g. cell phone, tablet device), or the like. Such devices, and others are contemplated to be within the scope of the present invention.
  • processing components e.g. CPU, GPU
  • logic structures e.g. FPGA
  • a component or device including the memory structures may be combined with one or more components upon a common chip substrate, upon a common circuit board, or the like.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Memories (AREA)

Abstract

A method of forming a non- volatile memory device includes providing a substrate having a surface, depositing a dielectric overlying the surface, forming a first wiring structure overlying the dielectric, depositing silicon material overlying the first wiring structure, the silicon layer having a thickness of less than about 100 Angstroms, depositing silicon germanium material at a temperature raging from about 400 to about 490 Degrees Celsius overlying the first wiring structure using the silicon layer as a seed layer, wherein the silicon germanium material is substantially free of voids and has polycrystalline characteristics, depositing resistive switching material (e.g. amorphous silicon material) overlying the silicon germanium material, depositing a conductive material overlying the resistive material, and forming a second wiring structure overlying the conductive material.

Description

Seed Layer for a p+ Silicon Germanium Material for a Non-Volatile Memory
Device and Method
BACKGROUND [0001] The present invention is generally related to resistive switching devices. More particularly, embodiments according to the present invention provide a method and a structure to form a low temperature crystalline silicon material for a resistive switching device.
Embodiments according to the present invention can be applied to non- volatile memory devices but it should be recognized that the present invention can have a much broader range of applicability.
[0002] From the above, a new semiconductor device structure and integration is desirable.
BRIEF SUMMARY OF THE PRESENT INVENTION
[0003] The present invention is generally related to resistive switching devices. More particularly, embodiments according to the present invention provide a method and a structure to form a low temperature crystalline silicon material for a resistive switching device.
Embodiments according to the present invention can be applied to non- volatile memory devices but it should be recognized that the present invention can have a much broader range of applicability.
[0004] In a specific embodiment, a method for forming a resistive switching device is provided. The method includes providing a substrate having a surface region and depositing a first dielectric material overlying the surface region of the substrate. A first wiring structure is formed overlying the first dielectric material. The first wiring structure is elongated in shape and spatially configured to extend in a first direction in a specific embodiment. The method includes depositing a silicon material overlying the first wiring structure. In a specific embodiment, the silicon layer is characterized by a thickness of no greater than about 60 Angstroms. A silicon germanium material is deposited at a depositing temperature raging from about 400 Degree Celsius to about 490 Degree Celsius overlying the first wiring structure using the silicon material as a seed layer. The silicon germanium material is substantially free of voids and has a crystalline characteristic in a specific embodiment. The method includes depositing a resistive switching material overlying the silicon germanium material. In a specific embodiment, the resistive switching material comprising an amorphous silicon material. A conductive material is formed overlying at least the resistive material and a second wiring structure is formed overlying at least the conductive material.
[0005] In a specific embodiment, a resistive switching device is provided. The device includes a first wiring structure. The first wiring structure is elongated in shape and spatially configured to extend in a first direction in a specific embodiment. The device includes a junction layer comprising a silicon germanium material overlying the first wiring structure. In a specific embodiment, the silicon germanium material has a p+ impurity characteristic and a crystalline characteristic. In a specific embodiment, the device includes a resistive switching material comprising an amorphous silicon material overlying the junction layer and a second wiring structure overlying the resistive switching material. In a specific embodiment, the second wiring structure is elongated in shape and spatially configured to extend in a second direction orthogonal to the first direction. In some embodiments, the resistive switching device is disposed in an N by M crossbar array in a specific embodiment, where N and M are integers (N>1, M>1).
[0006] Many benefits can be achieved by ways of the present invention over conventional techniques. For example, embodiments according to the present invention provide a method to form a silicon germanium material at a low temperature for fabrication of a non- volatile memory device. The low temperature is compatible with thermal budget of conventional CMOS processes (e.g. back-end CMOS process) and provide easy integration to the process flow.
Additionally, the silicon germanium material may be doped using impurity species (for example a boron species) to provide for a suitable conductivity for proper operation of the non- volatile memory device in a specific embodiment. Moreover, embodiments of the methods use conventional semiconductor processing techniques without modification to the equipments.
Depending upon the embodiment, one or more of these benefits may be achieved. One skilled in the art would recognize other modifications, variations, and alternatives.
[0007] In various embodiments, the resistive memory described herein may provide many benefits, including low power consumption memories, non-volatile memories, and the like. In various embodiments, devices including processors, communications interfaces, and the like may incorporate such resistive memory devices. Such devices may include computers, computing tablets, portable phones, e-readers, or the like. Accordingly, such devices may be considered within the scope of the present inventions.
[0008] According to one aspect of the invention, a method of forming a non- volatile memory device, is described. One technique includes providing a substrate having a surface region, depositing a first dielectric material overlying the surface region of the substrate, and forming a first wiring structure overlying the first dielectric material. A process includes depositing a silicon material overlying the first wiring structure, the silicon layer being characterized by a thickness of no greater than about 100 Angstroms, and depositing a silicon germanium material at a depositing temperature raging from about 400 Degree Celsius to about 490 Degree Celsius overlying the first wiring structure using the silicon material as a seed layer, the silicon germanium material being substantially free of voids and having a polycrystalline characteristic. A method includes depositing a resistive switching material comprising an amorphous silicon material overlying the silicon germanium material, depositing a conductive material overlying the resistive material, and forming a second wiring structure overlying the conductive material.
[0009] According to another aspect of the invention, a resistive switching device, comprising is described. One product includes a first wiring structure, spatially configured to extend in a first direction, and a junction layer overlying the first wiring structure comprising a silicon germanium material having a p+ impurity characteristic and a polycrystalline characteristic. A device includes a resistive switching material comprising an amorphous silicon material overlying the junction layer, and a second wiring structure, spatially configured to extend in a second direction orthogonal to the first direction.
[0010] According to yet another aspect of the invention, a device is manufactured according to various processes. One process includes providing a substrate having a surface region, depositing a first dielectric material overlying the surface region of the substrate, and forming a first wiring structure overlying the first dielectric material. A technique includes depositing a silicon material overlying the first wiring structure, the silicon layer being characterized by a thickness of no greater than about 100 Angstroms, and depositing a silicon germanium material at a depositing temperature raging from about 400 Degree Celsius to about 490 Degree Celsius overlying the first wiring structure using the silicon material as a seed layer, the silicon germanium material being substantially free of voids and having a polycrystalline characteristic. A method includes depositing a resistive switching material comprising an amorphous silicon material overlying the silicon germanium material, depositing a conductive material overlying the resistive material, and forming a second wiring structure overlying the conductive material.
SUMMARY OF THE DRAWINGS
[0011] Figure 1-11 are simplified diagrams illustrating a method of forming a non-volatile memory device according to an embodiment of the present invention.
[0012] Figure 12 is a simplified plot illustrating a crystalline temperature of a silicon germanium material as a function of germanium composition according to an embodiment of the present invention.
[0013] Figure 13 illustrates transmission electron microscope images of the silicon germanium material formed under different experiment conditions according to embodiments of the present invention.
DETAILED DESCRIPTION OF THE PRESENT INVENTION
[0014] The present invention is generally related to resistive switching devices. More particularly, embodiments according to the present invention provide a method and a structure to form a low temperature crystalline silicon material for a resistive switching device.
Embodiments according to the present invention can be applied to non- volatile memory devices but it should be recognized that the present invention can have a much broader range of applicability.
[0015] Resistive switching behavior has been observed and studied in micrometer-scale amorphous silicon (a-Si) devices since the 1980s. A typical device consists of a pair of metal electrodes sandwiching an amorphous silicon layer in a so-called Metal/a-Si/Metal (M/a-Si/M) structure, in which the voltage applied across the pair of metal electrodes causes changes in the resistance of the a-Si material. These conventional M/a-Si/M based switching devices can have the advantages of high Ion/Ioff ratios, and can be fabricated with a CMOS compatible fabrication process and materials. However, these devices usually require high voltage for operation, have poor endurance characteristics, and cannot be scaled to nanometers, as demanded by present consumer electronics application.
[0016] To further decrease cost per bit, device shrinking and process simplification is necessary. To achieve proper switching of the device, defect level in an interface region formed between the amorphous silicon switching material and a metal electrode would have to be controlled. The defect level can be controlled by using a suitable silicon material disposed between the electrode material and the amorphous silicon switching material. Embodiments according to the present invention provide a method to form a silicon germanium material and a structure to form a non-volatile memory with desirable switching characteristic and device reliability.
[0017] The terms "bottom" and "top" are for references and illustration only and not meant to be limiting.
[0018] Figure 1-11 are simplified diagrams illustrating a method for forming a resistive switching device for a non-volatile memory device according to an embodiment of the present invention. As shown in Figure 1, a semiconductor substrate 102 having a surface region 104 is provided. The semiconductor substrate can be a single crystal silicon wafer, a silicon germanium material, a silicon on insulator (commonly called SOI) depending on the embodiment. In certain embodiments, the semiconductor substrate can have one or more MOS devices formed thereon. The one or more MOS devices can be controlling circuitry for the resistive switching device in a specific embodiment.
[0019] As illustrated in Figure 2, the method includes depositing a first dielectric material 202 overlying the semiconductor substrate. The first dielectric material can be silicon oxide, silicon nitride, a dielectric stack of alternating layers of silicon oxide and silicon nitride (for example, an ONO stack), a low K dielectric, a high K dielectric, or a combination, and others, depending on the application. The first dielectric material 202 can be deposited using techniques such as chemical vapor deposition, including low pressure chemical vapor deposition, plasma enhanced chemical vapor deposition, atomic layer deposition (ALD), physical vapor deposition, including any combination of these, and others
[0020] Referring to Figure 3, the method includes depositing a first wiring material overlying the first dielectric material. The first wiring material can be a suitable metal material including alloy materials, or a semiconductor material having a suitable conductivity characteristic. The metal material can be tungsten, aluminum, copper or silver, and others. Additionally, the first wiring metal may be a combination of conductive materials. In various embodiments, these metal materials may be deposited using a physical vapor deposition process, chemical vapor deposition process, electroplating, or electrodeless deposition process, including any combinations of these, and others. The semiconductor material can be, for example, a suitably doped silicon material in certain embodiments.
[0021] In certain embodiments, a first adhesion material 304 is first formed overlying the first dielectric material before deposition of the first wiring material to promote adhesion of the first wiring material to the first dielectric material. A diffusion barrier material 306 may also be formed overlying the metal material to prevent the metal material to contaminate other portions of the device in a specific embodiment.
[0022] The method subjects the first wiring material to a first pattern and etching process to form a first wiring structure 402 in a specific embodiment. As shown in Figure 4, the first wiring structure includes a plurality of first elongated structures that may extend in a first direction 404 in a specific embodiment.
[0023] In a specific embodiment, the method deposits a second dielectric material 502 overlying the first wiring structure. The second dielectric material can be silicon oxide, silicon nitride, a dielectric stack of alternating layers of silicon oxide and silicon nitride (for example, an ONO stack), a low K dielectric, a high K dielectric, or a combination, and others, depending on the application. The second dielectric material can be subjected to a planarizing process to isolate the first wiring structure in a specific embodiment. As shown in Figure 5, a surface region 504 of the diffusion barrier material may be exposed after chemical or mechanical planarizing.
[0024] Referring to Figure 6, the method includes forming a first silicon material 602 overlying at least the first wiring structure and the exposed surface of the second dielectric material. The first silicon material can be formed using a deposition process such as a low pressure chemical vapor deposition process a plasma enhanced chemical vapor deposition process using silane (SiH4) or disilane (Si2H6), or a suitable chlorosilane depending on the application. Alternatively, the first silicon material can be deposited using a physical vapor deposition process from a suitable silicon target. Deposition temperature can range from about 380 Degree Celsius to about 450 Degree Celsius, and preferably not higher than 440 Degree Celsius. In a preferred embodiment, the first silicon material is deposited using a low pressure chemical vapor deposition process using disilane at a deposition temperature ranging from about 400 Degree Celsius to about 460 Degree Celsius. The first silicon material layer is further characterized by a thickness of no greater than about 100 Angstroms and in some cases less than about 50 Angstrom in a specific embodiment.
[0025] Referring again to Figure 6, embodiments of the method deposit a junction material 604 overlying the first wiring structure using the first silicon material as a seed layer for junction material 604. The junction material can be a suitable semiconductor material in a specific embodiment. In a specific embodiment, the semiconductor material can be a polycrystalline silicon germanium (poly-SiGe) material. In various embodiments, the polycrystalline silicon germanium material can be doped with a suitable impurity species to have a desirable conductivity. The polycrystalline silicon germanium material can be deposited using a chemical vapor deposition process such as a low pressure chemical vapor deposition process, a plasma enhanced chemical vapor deposition process, atomic layer deposition (ALD) and others.
Depending on the application, precursors such as silane and germane in a suitable carrier gas may be used. In a specific embodiment, the polycrystalline silicon germanium material can have a p+ impurity characteristic.
[0026] In various embodiments, the p+ impurity characteristic can be provided using a boron species, an aluminum species or a gallium species and the likes, depending on the application. In a specific embodiment, the p+ impurity species is provided by a boron species co-deposited with silane and germane. The boron species can be provided the using diborane in a specific embodiment. Ex-situ deposition may also be used, depending on the embodiment. Deposition temperature ranges from about 380 Degree Celsius to about 460 Degree Celsius and in some cases ranges from about 400 Degree Celsius to about 440 Degree Celsius. In a specific embodiment, the as deposited p+ silicon germanium material has a crystalline characteristic without further anneal. In a specific embodiment, the boron doped silicon germanium material has a lower crystalline temperature than an undoped silicon germanium material. Additionally, the p+ silicon germanium material is typically characterized by a sheet resistance of no greater than 0.1 ohm-cm in a specific embodiment.
[0027] Referring to Figure 7, the method deposits a resistive switching material 702 overlying the junction layer. The resistive switching material can be a second silicon material. The second silicon material can be an amorphous silicon material or a polycrystalline silicon material, and others, depending on the embodiment. In a specific embodiment, the resistive switching material comprises an amorphous silicon material. Deposition techniques can include a chemical vapor deposition process CVD), physical vapor deposition (PVD) process, an atomic layer deposition (ALD) process, and others. The chemical vapor process can be a low pressure chemical vapor deposition process, plasma enhanced chemical vapor deposition process, deposited using precursors such as silane, disilane, a suitable chlorosilane in a reducing environment, a combination, and others. Deposition temperature can range from 250 Degree Celsius to about 500 Degree Celsius. In some cases, deposition temperature ranges from about 400 Degree Celsius to about 440 Degree Celsius and no greater than about 450 Degree Celsius.
[0028] As shown in Figure 8, the method includes depositing a second conductive material overlying the resistive switching material. The second conductive material 802 can be a metal material such as copper, silver, gold, platinum, palladium, nickel, zinc or others. The second conductive metal material is characterized by a suitable diffusivity in the resistive switching material in a presence of an electric field in a specific embodiment. For amorphous silicon material as the resistive switching material, the metal material can be silver or an alloy of silver. The alloy of silver comprises at least 80 percent of silver in a specific embodiment.
[0029] In various embodiments, the silver material forms a silver region in a portion of the amorphous silicon material upon application of the electric filed. The silver region comprises a plurality of silver particles, including silver ions, silver clusters, silver atoms and a combination. The plurality of silver particles may be formed in defect sites of the amorphous silicon material in a specific embodiment. The silver region further comprises a silver filament structure extending towards the first wiring structure. The filament structure can be characterized by a length, a distance between the silver particles, and a distance between the filament structure and the first electrode structure. In a specific embodiment, the resistive switching material (for example, the amorphous silicon material) is characterized by a resistance depending at least on a length, a distance between the silver particles, and a distance between the filament structure and the first electrode structure. Due to material mismatch, defect density is higher at an interface region formed between the amorphous silicon material 702, and junction material layer 604, and may cause a short. In various embodiments, the junction layer (for example, p+ polycrystalline silicon germanium material) controls an interfacial defect density for proper switching behavior of the resistive switching device in a specific embodiment.
[0030] Depending on the embodiment, the method can deposit an adhesion material and a diffusion barrier material overlying the second conductive material. The adhesion material can be a titanium material, tungsten material, or the like, in various embodiments. The diffusion barrier material can include titanium nitride, titanium tungsten, tantalum nitride, and others depending on the application. The adhesion material and the diffusion barrier material can be deposited using a chemical vapor deposition process, a physical vapor deposition process, atomic, including a combination of these, and others.
[0031] Various embodiments of the present invention then subjects the junction material 604 including the seed layer 602, the resistive switching material 702, the second conductive material 802, including the adhesion material and the diffusion barrier material to a pattern and etching process to form one or more pillar structures 902 overlying a respective first wiring structure 302-306, as shown in Figure 9.
[0032] A third dielectric material 1002 is deposited overlying the one or more pillar structures and to fill the gaps between the pillar structures to isolate the pillar structures in a specific embodiment, and the third dielectric material 1002 may be planarized as shown in Figure 10. In various embodiments, the third dielectric material can be silicon oxide, silicon nitride, a dielectric stack comprising alternative layers of silicon oxide and silicon nitride (for example, an ONO), a high K dielectric, a low K dielectric, or a combination, and others depending on the application. When the third dielectric material is subjected to one or more mechanical or chemical planarizing processes a top surface region 1004 of the diffusion barrier material may be exposed, and isolate each of the pillar structure in a specific embodiment. In various embodiments, the planarizing process can be a chemical mechanical polishing process using the diffusion barrier material as a polish stop layer in a specific embodiment. Alternatively, an etch back process or a combination of etch back process and chemical mechanical polishing process may be used.
[0033] As shown in Figure 11, the method includes depositing a second wiring material 1102 overlying the one or more pillar structures and the third dielectric material. The second wiring material can be aluminum, copper, tungsten, silver or a semiconductor material having a suitable conductivity. In a specific embodiment, the second wiring material can include at least one adhesion material and at least one diffusion barrier material in a specific embodiment. For example, titanium can be formed overlying the pillar structure and the third dielectric material and titanium nitride can formed overlying titanium for adhesion/diffusion barrier material. In various embodiments, the second wiring material is subjected to a pattern and etch process to form a second wiring structure overlying the structure illustrated in Figure 11. The second wiring structure may be locally elongated in shape and spatially configured to extend in a second direction. The second direction is at an angle with respect to the first direction of the first wiring structure. In a specific embodiment, the second direction is orthogonal to the first direction in a specific embodiment.
[0034] In various embodiments, a third dielectric material overlying the second wiring structure may be applied to isolate each of the second wiring structures. The method may then include formation of one or more passivation layers and global wiring structures and others depending on the application.
[0035] Depending on the embodiment, there can be other variations. For example, the seed layer can be optional for certain embodiments while the p+ silicon germanium material deposited has the desirable crystalline and conductive characteristics at a deposition temperature not higher than 450 Degree Celsius. Additionally, the active metal material (for example, the silver material can be formed in a via structure to further reduce an effective size of the device. Of course one skilled in the art would recognize other variations, modifications, and alternatives.
[0036] Referring now to Figure 12. A simplified plot of deposition temperature of crystalline silicon germanium material as a function of germanium composition. As illustrated, deposited silicon germanium material may be polycrystalline without further anneal. As shown, the minimum deposition temperature for a polycrystalline silicon germanium material decreases monotonically (dotted line) as the germanium concentration increases.
[0037] In various embodiments, CMOS processes typically use copper and aluminum as interconnects, accordingly, the deposition temperature for silicon germanium may be limited as a CMOS process. As illustrated, when a process uses copper interconnects, the temperature of subsequent processes should not be higher than about 400 Degree Celsius; and when the process uses aluminum interconnects, the process temperature should not be higher than about 480 Degree Celsius.
[0038] Referring back to Figure 12, in some embodiments, one germanium composition in the germanium material is greater than about x=0.65 when the process uses copper interconnects. In such a case, the deposition temperature of the germanium material should be no higher than about 400 degrees C. As the ratio of germanium increases, the deposition temperature may be lowered. For example, at x=0.8 germanium, the deposition temperature may range from about 380 degrees C to no higher than about 400 degrees C. In other embodiments, a composition of about x=0.4 or greater of germanium may be used when the process uses aluminum
interconnects. In such a case, the deposition temperature of the germanium material should be about 480-490 degrees C. As the ratio of germanium increases, the deposition temperature may be lowered. For example, at x=0.5 germanium, the deposition temperature may range from about 450 degrees C to no higher than about 490 degrees C; at x=0.65 germanium, the deposition temperature may range from about 400 degrees C to no higher than about 490 degrees C; and the like. As indicated above, a useful end deposition temperature for the germanium material may range from about 400 degrees C to about 450 degrees C.
[0039] As shown in Figure 12, impurity material such as a boron species provides a dopant source to increase conductivity of the silicon germanium material and does not affect the polycrystalline characteristic but can further lower the crystallization temperature.
[0040] Referring to Figure 13, transmission electron microscope (TEM) images are shown. As shown in image 1302, p+ silicon germanium material layer 1306 is formed overlying a silicon seed layer 1308. P+ silicon germanium material layer 1306 is substantially amorphous, only irregular and non-continuous crystals are formed resulting in a rough surface. Due to lack of crystallization, the p+ silicon germanium material has a high sheet resistance.
[0041] In contrast, image 1304 is obtained from a p+ silicon germanium material 1310 deposited overlying a silicon seed layer 1312. P+ silicon germanium material layer 1310 has polycrystalline grains extending continuously throughout and has a low sheet resistance (about 0.02 ohm-cm). Additionally, in this example, P+ silicon germanium material layer 1310 is free of voids and exhibits desirable conductivity. As shown, seed layer 1308 is at least twice as thick as seed layer 1312. From the experiment results, the silicon seed layer should have an optimized thickness and in some cases no greater than 100 Angstroms in a specific embodiment.
[0042] In one example, p+ silicon germanium material has a measured thickness of about 59.5 nm overlying a silicon seed layer of a measured thickness of about 6.9 nm. In various examples, the p+ silicon germanium material is continuous, free of voids, and exhibits desirable conductivity. The process parameters is summarized as follow:
Parameter Si Seed SiGe
Temperature (°C) 425 425 °C
Pressure (mTorr) 300 300 mTorr Time (minute) 1-3 12 min (6 min POR)
Flow Rates
Si2H6 150 seem 0 seem
SiH4 0 seem 200 seem
GeH4 0 seem 100 seem
BC13 0 seem 10 seem
[0043] In various embodiments, the memory structures illustrated in Figures 1-11 may be performed as part of a back-end CMOS process. Structures underlying these memory structures may include memory control circuitry, processing circuitry (e.g. CPU, GPU), logic structures (e.g. FPGA), or the like. In various embodiments, a component or device including the memory structures may be combined with one or more components upon a common chip substrate, upon a common circuit board, or the like. The other components may include processing components (e.g. CPU, GPU), communications components (e.g. RF, WiFi), output display and display controllers, and the like. A resulting device may include a computer, a hand-held device (e.g. cell phone, tablet device), or the like. Such devices, and others are contemplated to be within the scope of the present invention.
[0044] Though the present invention has been described using various examples and embodiments, it is also understood that the examples and embodiments described herein are for illustrative purposes only and that various modifications or alternatives in light thereof will be suggested to persons skilled in the art and are to be included within the spirit and purview of this application and scope of the appended claims.

Claims

WHAT IS CLAIMED IS:
1. A method of forming a non- volatile memory device, comprising:
providing a substrate having a surface region;
depositing a first dielectric material overlying the surface region of the substrate; forming a first wiring structure overlying the first dielectric material;
depositing a silicon material overlying the first wiring structure, the silicon layer being characterized by a thickness of no greater than about 100 Angstroms;
depositing a silicon germanium material at a depositing temperature raging from about 400 Degree Celsius to about 490 Degree Celsius overlying the first wiring structure using the silicon material as a seed layer, the silicon germanium material being substantially free of voids and having a polycrystalline characteristic;
depositing a resistive switching material comprising an amorphous silicon material overlying the silicon germanium material;
depositing a conductive material overlying the resistive material; and
forming a second wiring structure overlying the conductive material.
2. The method of claim 1 wherein depositing the silicon material comprises depositing the silicon material using a process selected from a group consisting of: low pressure chemical vapor deposition process, a plasma enhanced chemical vapor deposition process, a physical vapor deposition process, and combination thereof.
3. The method of claim 1 wherein depositing the silicon material comprises depositing the silicon material using a low pressure chemical vapor deposition process at a deposition temperature ranging from about 400 Degree Celsius to about 450 Degree Celsius using at least disilane (Si2H6) as precursor.
4. The method of claim 1 wherein the silicon germanium material has a p+ impurity characteristic.
5. The method of claim 4 wherein the p+ impurity species is provided by a species selected from a group consisting of: boron species, an aluminum species, and a gallium species.
6. The method of claim 4 wherein the silicon germanium material having the p+ impurity characteristic is characterized by a sheet resistance of less than about 0.1 ohm-cm.
7. The method of claim 5 wherein the p+ impurity species in the silicon germanium material is activated free from an anneal process.
8. The method of claim 1 wherein the silicon germanium material has a composition Sii_xGex, where x ranges from about 0.0 to about 0.7.
9. The method of claim 1 wherein depositing the resistive switching material comprises depositing the amorphous silicon material using a process selected from a group consisting of: a low pressure chemical vapor deposition process, a plasma enhanced chemical vapor deposition process, a physical vapor deposition process, or a combination thereof.
10. The method of claim 9 wherein depositing the amorphous silicon material comprises depositing the amorphous silicon material at a deposition temperature ranging from about 4000 Degree Celsius to about 450 Degree Celsius.
11. The method of claim 1 wherein the substrate comprises one or more CMOS devices formed thereon, and wherein the one or more CMOS devices comprise controlling circuitry for the non-volatile memory device.
12. The method of claim 1 wherein forming the first wiring structure comprises depositing a first conductive material selected from a group consisting of: a doped polysilicon material, a copper material, a aluminum material, a tungsten material, and a combination thereof.
13. The method of claim 1 wherein forming the first wiring structure further comprises etching the first conductive material to form the first wiring structure, wherein the first wiring structure is elongated in shape and configured to spatially extend in a first direction
14. The method of claim 1 wherein forming the second wiring structure comprises:
depositing a metal material in physical and electrical contact with the switching material; and
etching the metal material to form the second wiring structure, wherein the second wiring structure is elongated in shape and configured to spatially extend in a second direction orthogonal to the first direction.
15. A resistive switching device, comprising:
a first wiring structure, spatially configured to extend in a first direction;
a junction layer overlying the first wiring structure comprising a silicon germanium material having a p+ impurity characteristic and a polycrystalline characteristic; a resistive switching material comprising an amorphous silicon material overlying the junction layer; and
a second wiring structure, spatially configured to extend in a second direction orthogonal to the first direction.
16. The device of claim 15 wherein the resistive switching device is disposed in an N by M crossbar array.
17. The device of claim 15 wherein the silicon germanium material having the p+ impurity characteristic is characterized by a sheet resistance no greater than about 0.1 ohm- cm.
18. The device of claim 15 wherein the p+ impurity characteristic is provided by a species selected from a group consisting of: boron species, an aluminum species, or a gallium species.
19. The device of claim 15 wherein the first wiring structure having a first conductor material selected from a group consisting of: doped polysilicon material, copper, aluminum, tungsten, silver, or a combination thereof.
20. The device of claim 15 wherein the first wiring structure further comprises at least an adhesion material and a diffusion barrier material.
21. The device of claim 15 wherein the adhesion material comprises a titanium material.
22. The device of claim 15 wherein the diffusion barrier material is selected from a group consisting of: titanium nitride, titanium tungsten, and tantalum nitride.
23. The device of claim 15 wherein the junction layer further comprises a silicon seed material overlying the first wiring material, wherein the silicon material is characterized by a thickness of no greater than about 100 Angstroms.
24. The device of claim 15 wherein the second wiring structure comprises a portion comprising at least a metal material in electric contact and physical contact with the resistive switching material.
25. The device of claim 24 wherein the metal material is selected from a group consisting of: silver, gold, platinum, palladium, nickel, or aluminum, an alloy material, and a combination thereof.
26. The device of claim 24 wherein the metal material is selected from a group consisting of: silver, an alloy of silver comprising at least 90 percent silver.
27. The device of claim 24 wherein the metal material forms a filament structure in a portion of the resistive switching material upon application of a positive bias voltage to the second wiring structure.
28. The device of claim 24 wherein the filament structure is characterized by a length, a first distance between metal particles, and a second distance between the metal particles and the junction material.
29. The device of claim 28 wherein the length depends at least on the electric field applied to the resistive switching material.
30. A device formed according to the method described in claim 1.
PCT/US2011/045124 2011-07-22 2011-07-22 Seed layer for a p + silicon germanium material for a non-volatile memory device and method Ceased WO2013015776A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP11870128.3A EP2735028A4 (en) 2011-07-22 2011-07-22 SEALING LAYER FOR SILICON-GERMANIUM P + MATERIAL FOR REMAINING MEMORY DEVICE AND ASSOCIATED METHOD
CN201180073598.1A CN103828047A (en) 2011-07-22 2011-07-22 Seed layer for a p + silicon germanium material for non-volatile memory device and method

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/189,401 US9252191B2 (en) 2011-07-22 2011-07-22 Seed layer for a p+ silicon germanium material for a non-volatile memory device and method
US13/189,401 2011-07-22

Publications (1)

Publication Number Publication Date
WO2013015776A1 true WO2013015776A1 (en) 2013-01-31

Family

ID=47555160

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2011/045124 Ceased WO2013015776A1 (en) 2011-07-22 2011-07-22 Seed layer for a p + silicon germanium material for a non-volatile memory device and method

Country Status (4)

Country Link
US (1) US9252191B2 (en)
EP (1) EP2735028A4 (en)
CN (1) CN103828047A (en)
WO (1) WO2013015776A1 (en)

Families Citing this family (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5538976B2 (en) * 2010-03-29 2014-07-02 ソニー株式会社 Solid-state imaging device, imaging device
US9012307B2 (en) 2010-07-13 2015-04-21 Crossbar, Inc. Two terminal resistive switching device structure and method of fabricating
US9601692B1 (en) 2010-07-13 2017-03-21 Crossbar, Inc. Hetero-switching layer in a RRAM device and method
US9570678B1 (en) 2010-06-08 2017-02-14 Crossbar, Inc. Resistive RAM with preferental filament formation region and methods
US8946046B1 (en) 2012-05-02 2015-02-03 Crossbar, Inc. Guided path for forming a conductive filament in RRAM
JP5981424B2 (en) 2010-06-11 2016-08-31 クロスバー， インコーポレイテッドＣｒｏｓｓｂａｒ， Ｉｎｃ． Columnar structure and method for memory device
US8374018B2 (en) * 2010-07-09 2013-02-12 Crossbar, Inc. Resistive memory using SiGe material
US8168506B2 (en) 2010-07-13 2012-05-01 Crossbar, Inc. On/off ratio for non-volatile memory device and method
US8569172B1 (en) 2012-08-14 2013-10-29 Crossbar, Inc. Noble metal/non-noble metal electrode for RRAM applications
US8884261B2 (en) 2010-08-23 2014-11-11 Crossbar, Inc. Device switching using layered device structure
US8889521B1 (en) 2012-09-14 2014-11-18 Crossbar, Inc. Method for silver deposition for a non-volatile memory device
US9401475B1 (en) 2010-08-23 2016-07-26 Crossbar, Inc. Method for silver deposition for a non-volatile memory device
US8492195B2 (en) 2010-08-23 2013-07-23 Crossbar, Inc. Method for forming stackable non-volatile resistive switching memory devices
US8558212B2 (en) 2010-09-29 2013-10-15 Crossbar, Inc. Conductive path in switching material in a resistive random access memory device and control
US8502185B2 (en) 2011-05-31 2013-08-06 Crossbar, Inc. Switching device having a non-linear element
USRE46335E1 (en) 2010-11-04 2017-03-07 Crossbar, Inc. Switching device having a non-linear element
US8930174B2 (en) 2010-12-28 2015-01-06 Crossbar, Inc. Modeling technique for resistive random access memory (RRAM) cells
US8815696B1 (en) 2010-12-31 2014-08-26 Crossbar, Inc. Disturb-resistant non-volatile memory device using via-fill and etchback technique
US9153623B1 (en) 2010-12-31 2015-10-06 Crossbar, Inc. Thin film transistor steering element for a non-volatile memory device
US9620206B2 (en) 2011-05-31 2017-04-11 Crossbar, Inc. Memory array architecture with two-terminal memory cells
US8619459B1 (en) 2011-06-23 2013-12-31 Crossbar, Inc. High operating speed resistive random access memory
US9627443B2 (en) 2011-06-30 2017-04-18 Crossbar, Inc. Three-dimensional oblique two-terminal memory with enhanced electric field
US8946669B1 (en) 2012-04-05 2015-02-03 Crossbar, Inc. Resistive memory device and fabrication methods
US9564587B1 (en) 2011-06-30 2017-02-07 Crossbar, Inc. Three-dimensional two-terminal memory with enhanced electric field and segmented interconnects
US9166163B2 (en) 2011-06-30 2015-10-20 Crossbar, Inc. Sub-oxide interface layer for two-terminal memory
US9729155B2 (en) 2011-07-29 2017-08-08 Crossbar, Inc. Field programmable gate array utilizing two-terminal non-volatile memory
US10056907B1 (en) 2011-07-29 2018-08-21 Crossbar, Inc. Field programmable gate array utilizing two-terminal non-volatile memory
US9087576B1 (en) 2012-03-29 2015-07-21 Crossbar, Inc. Low temperature fabrication method for a three-dimensional memory device and structure
US9685608B2 (en) 2012-04-13 2017-06-20 Crossbar, Inc. Reduced diffusion in metal electrode for two-terminal memory
US8658476B1 (en) 2012-04-20 2014-02-25 Crossbar, Inc. Low temperature P+ polycrystalline silicon material for non-volatile memory device
US8796658B1 (en) 2012-05-07 2014-08-05 Crossbar, Inc. Filamentary based non-volatile resistive memory device and method
US9070859B1 (en) * 2012-05-25 2015-06-30 Crossbar, Inc. Low temperature deposition method for polycrystalline silicon material for a non-volatile memory device
US9583701B1 (en) 2012-08-14 2017-02-28 Crossbar, Inc. Methods for fabricating resistive memory device switching material using ion implantation
US9741765B1 (en) 2012-08-14 2017-08-22 Crossbar, Inc. Monolithically integrated resistive memory using integrated-circuit foundry compatible processes
US8946673B1 (en) 2012-08-24 2015-02-03 Crossbar, Inc. Resistive switching device structure with improved data retention for non-volatile memory device and method
US9312483B2 (en) 2012-09-24 2016-04-12 Crossbar, Inc. Electrode structure for a non-volatile memory device and method
US9576616B2 (en) 2012-10-10 2017-02-21 Crossbar, Inc. Non-volatile memory with overwrite capability and low write amplification
US9406379B2 (en) 2013-01-03 2016-08-02 Crossbar, Inc. Resistive random access memory with non-linear current-voltage relationship
US9093635B2 (en) 2013-03-14 2015-07-28 Crossbar, Inc. Controlling on-state current for two-terminal memory
US9484199B2 (en) 2013-09-06 2016-11-01 Applied Materials, Inc. PECVD microcrystalline silicon germanium (SiGe)
US10290801B2 (en) 2014-02-07 2019-05-14 Crossbar, Inc. Scalable silicon based resistive memory device
US10483462B1 (en) * 2015-06-17 2019-11-19 Crossbar, Inc. Formation of structurally robust nanoscale Ag-based conductive structure
CN106783542A (en) * 2016-12-23 2017-05-31 苏州工业园区纳米产业技术研究院有限公司 The method that LPCVD methods deposit germanium-silicon film
US11018229B2 (en) 2018-09-05 2021-05-25 Micron Technology, Inc. Methods of forming semiconductor structures
US10707298B2 (en) 2018-09-05 2020-07-07 Micron Technology, Inc. Methods of forming semiconductor structures
US10790145B2 (en) 2018-09-05 2020-09-29 Micron Technology, Inc. Methods of forming crystallized materials from amorphous materials

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090256130A1 (en) * 2008-04-11 2009-10-15 Sandisk 3D Llc Memory cell that employs a selectively fabricated carbon nano-tube reversible resistance-switching element, and methods of forming the same
US7824956B2 (en) * 2007-06-29 2010-11-02 Sandisk 3D Llc Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same
US7829875B2 (en) * 2006-03-31 2010-11-09 Sandisk 3D Llc Nonvolatile rewritable memory cell comprising a resistivity-switching oxide or nitride and an antifuse
KR20110005694A (en) * 2008-04-11 2011-01-18 쌘디스크 3디 엘엘씨 Memory cell using selectively fabricated carbon nanotube reversible resistance-switching element formed on lower conductor and method of forming same
US20120008366A1 (en) * 2010-07-09 2012-01-12 Crossbar, Inc. RESTIVE MEMORY USING SiGe MATERIAL

Family Cites Families (230)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US680652A (en) 1897-11-08 1901-08-13 Leonard L Elden Circuit-breaker.
JPS56134757A (en) 1980-03-26 1981-10-21 Nec Corp Complementary type mos semiconductor device and its manufacture
DE3277665D1 (en) 1981-08-07 1987-12-17 British Petroleum Co Plc Non-volatile electrically programmable memory device
JPS6188578A (en) 1984-10-08 1986-05-06 Nec Corp nonlinear element
JPH02181160A (en) 1989-01-04 1990-07-13 Fuji Xerox Co Ltd Electrophotographic sensitive body
GB8910854D0 (en) 1989-05-11 1989-06-28 British Petroleum Co Plc Semiconductor device
US5614756A (en) 1990-04-12 1997-03-25 Actel Corporation Metal-to-metal antifuse with conductive
JPH0770731B2 (en) 1990-11-22 1995-07-31 松下電器産業株式会社 Electroplastic element
US5335219A (en) 1991-01-18 1994-08-02 Ovshinsky Stanford R Homogeneous composition of microcrystalline semiconductor material, semiconductor devices and directly overwritable memory elements fabricated therefrom, and arrays fabricated from the memory elements
JPH05343316A (en) 1991-09-30 1993-12-24 Nec Corp Manufacture of semiconductor device
GB9122362D0 (en) 1991-10-22 1991-12-04 British Telecomm Resistive memory element
US5278085A (en) 1992-08-11 1994-01-11 Micron Semiconductor, Inc. Single mask process for forming both n-type and p-type gates in a polycrystalline silicon layer during the formation of a semiconductor device
US5538564A (en) 1994-03-18 1996-07-23 Regents Of The University Of California Three dimensional amorphous silicon/microcrystalline silicon solar cells
KR960005765A (en) 1994-07-14 1996-02-23 모리시다 요이치 Electroless plating bath and wiring forming method of semiconductor device used for wiring formation of semiconductor device
US5457649A (en) 1994-08-26 1995-10-10 Microchip Technology, Inc. Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method therefor
EP0749638B1 (en) 1994-12-22 1999-06-16 Koninklijke Philips Electronics N.V. Semiconductor memory devices and methods of producing such
KR970703616A (en) 1995-03-28 1997-07-03 스미트 프레데릭 얀 METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE WITH BICMOS CIRCUIT
US5594363A (en) 1995-04-07 1997-01-14 Zycad Corporation Logic cell and routing architecture in a field programmable gate array
US5751012A (en) 1995-06-07 1998-05-12 Micron Technology, Inc. Polysilicon pillar diode for use in a non-volatile memory cell
US6420725B1 (en) 1995-06-07 2002-07-16 Micron Technology, Inc. Method and apparatus for forming an integrated circuit electrode having a reduced contact area
EP0842537B1 (en) 1996-06-05 2005-08-24 Koninklijke Philips Electronics N.V. Programmable, non-volatile memory device, and method of manufacturing such a device
US5998244A (en) 1996-08-22 1999-12-07 Micron Technology, Inc. Memory cell incorporating a chalcogenide element and method of making same
JP4034380B2 (en) 1996-10-31 2008-01-16 株式会社東芝 Image encoding / decoding method and apparatus
TW307048B (en) 1996-11-22 1997-06-01 United Microelectronics Corp High density read only memory structure and manufacturing method thereof
US6015997A (en) 1997-02-19 2000-01-18 Micron Technology, Inc. Semiconductor structure having a doped conductive layer
US6133075A (en) 1997-04-25 2000-10-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating the same
GB9722149D0 (en) 1997-10-22 1997-12-17 Philips Electronics Nv Semiconductior memory devices
US6143642A (en) 1997-12-22 2000-11-07 Vlsi Technology, Inc. Programmable semiconductor structures and methods for making the same
US6492694B2 (en) 1998-02-27 2002-12-10 Micron Technology, Inc. Highly conductive composite polysilicon gate for CMOS integrated circuits
US6180998B1 (en) 1998-03-30 2001-01-30 Lsi Logic Corporation DRAM with built-in noise protection
JP2000012787A (en) 1998-06-10 2000-01-14 Lucent Technol Inc Integrated circuit device and method for forming resistance elements used in integrated circuit
US6603883B1 (en) 1998-09-08 2003-08-05 Canon Kabushiki Kaisha Image processing apparatus including an image data encoder having at least two scalability modes and method therefor
US7157314B2 (en) 1998-11-16 2007-01-02 Sandisk Corporation Vertically stacked field programmable nonvolatile memory and method of fabrication
US6128214A (en) 1999-03-29 2000-10-03 Hewlett-Packard Molecular wire crossbar memory
JP2001189448A (en) 1999-12-28 2001-07-10 Fujitsu Ltd Semiconductor device and manufacturing method thereof
US6288435B1 (en) 1999-12-28 2001-09-11 Xerox Corporation Continuous amorphous silicon layer sensors using doped poly-silicon back contact
US6563156B2 (en) 2001-03-15 2003-05-13 Micron Technology, Inc. Memory elements and methods for making same
JP5792918B2 (en) 2000-08-14 2015-10-14 サンディスク・スリー・ディ・リミテッド・ライアビリティ・カンパニーＳａｎｄｉｓｋ ３Ｄ Ｌｌｃ Highly integrated memory device
US6627530B2 (en) 2000-12-22 2003-09-30 Matrix Semiconductor, Inc. Patterning three dimensional structures
US6436765B1 (en) 2001-02-09 2002-08-20 United Microelectronics Corp. Method of fabricating a trenched flash memory cell
US7102150B2 (en) 2001-05-11 2006-09-05 Harshfield Steven T PCRAM memory cell and method of making same
US6927430B2 (en) 2001-06-28 2005-08-09 Sharp Laboratories Of America, Inc. Shared bit line cross-point memory array incorporating P/N junctions
DE60130586T2 (en) 2001-08-13 2008-06-19 Advanced Micro Devices, Inc., Sunnyvale CELL
US6838720B2 (en) 2001-08-13 2005-01-04 Advanced Micro Devices, Inc. Memory device with active passive layers
US6768157B2 (en) 2001-08-13 2004-07-27 Advanced Micro Devices, Inc. Memory device
US6858481B2 (en) 2001-08-13 2005-02-22 Advanced Micro Devices, Inc. Memory device with active and passive layers
JP2005506703A (en) 2001-10-16 2005-03-03 ミッドウエスト リサーチ インスティチュート Stacked switchable elements and diode combinations
US20030141565A1 (en) 2002-01-28 2003-07-31 Fumihiko Hirose Diode
US6643213B2 (en) 2002-03-12 2003-11-04 Hewlett-Packard Development Company, L.P. Write pulse circuit for a magnetic memory
US6858482B2 (en) 2002-04-10 2005-02-22 Micron Technology, Inc. Method of manufacture of programmable switching circuits and memory cells employing a glass layer
US20040026682A1 (en) 2002-06-17 2004-02-12 Hai Jiang Nano-dot memory and fabricating same
TWI233204B (en) 2002-07-26 2005-05-21 Infineon Technologies Ag Nonvolatile memory element and associated production methods and memory element arrangements
US7020006B2 (en) 2002-08-02 2006-03-28 Unity Semiconductor Corporation Discharge of conductive array lines in fast memory
US6870755B2 (en) 2002-08-02 2005-03-22 Unity Semiconductor Corporation Re-writable memory with non-linear memory element
US20050020510A1 (en) 2002-08-29 2005-01-27 Benedict Dale L. D-mannose contraceptives
US6848012B2 (en) 2002-09-27 2005-01-25 Broadcom Corporation Method and system for an adaptive multimode media queue
US6873015B2 (en) 2002-10-02 2005-03-29 Micron Technology, Inc. Semiconductor constructions comprising three-dimensional thin film transistor devices and resistors
US7023093B2 (en) 2002-10-24 2006-04-04 International Business Machines Corporation Very low effective dielectric constant interconnect Structures and methods for fabricating the same
US6821879B2 (en) 2002-10-30 2004-11-23 Xerox Corporation Copper interconnect by immersion/electroless plating in dual damascene process
US7589343B2 (en) 2002-12-13 2009-09-15 Intel Corporation Memory and access device and method therefor
US7800932B2 (en) * 2005-09-28 2010-09-21 Sandisk 3D Llc Memory cell comprising switchable semiconductor memory element with trimmable resistance
US7238607B2 (en) 2002-12-19 2007-07-03 Sandisk 3D Llc Method to minimize formation of recess at surface planarized by chemical mechanical planarization
US8637366B2 (en) 2002-12-19 2014-01-28 Sandisk 3D Llc Nonvolatile memory cell without a dielectric antifuse having high- and low-impedance states
US7176064B2 (en) 2003-12-03 2007-02-13 Sandisk 3D Llc Memory cell comprising a semiconductor junction diode crystallized adjacent to a silicide
US6946719B2 (en) 2003-12-03 2005-09-20 Matrix Semiconductor, Inc Semiconductor device including junction diode contacting contact-antifuse unit comprising silicide
US7433253B2 (en) 2002-12-20 2008-10-07 Qimonda Ag Integrated circuit, method of operating an integrated circuit, method of manufacturing an integrated circuit, memory module, stackable memory module
CN1759450B (en) 2003-03-18 2012-02-29 株式会社东芝 Programmable Impedance Memory Device
US7729158B2 (en) 2003-04-03 2010-06-01 Kabushiki Kaisha Toshiba Resistance change memory device
JP2004319587A (en) 2003-04-11 2004-11-11 Sharp Corp Memory cell, memory device, and memory cell manufacturing method
DE60315613T2 (en) 2003-06-16 2008-05-08 Stmicroelectronics S.R.L., Agrate Brianza Write circuit for phase change memory
JP2005109236A (en) 2003-09-30 2005-04-21 Toshiba Corp Nonvolatile semiconductor memory device and manufacturing method thereof
US7136300B2 (en) 2003-10-06 2006-11-14 Hewlett-Packard Development Company, Lp. Magnetic memory device including groups of series-connected memory elements
BRPI0409003A (en) 2003-11-10 2006-03-28 Matsushita Electric Industrial Co Ltd recording medium, playback device, program, playback method, system integrated circuit
US7682920B2 (en) 2003-12-03 2010-03-23 Sandisk 3D Llc Method for making a p-i-n diode crystallized adjacent to a silicide in series with a dielectric antifuse
US7474000B2 (en) 2003-12-05 2009-01-06 Sandisk 3D Llc High density contact to relaxed geometry layers
US7139198B2 (en) 2004-01-27 2006-11-21 Sandisk Corporation Efficient verification for coarse/fine programming of non-volatile memory
US20050175099A1 (en) 2004-02-06 2005-08-11 Nokia Corporation Transcoder and associated system, method and computer program product for low-complexity reduced resolution transcoding
DE102004007633B4 (en) 2004-02-17 2010-10-14 Qimonda Ag Memory cell, semiconductor memory device and method of manufacturing a memory cell
US7118995B2 (en) * 2004-05-19 2006-10-10 International Business Machines Corporation Yield improvement in silicon-germanium epitaxial growth
US7339818B2 (en) 2004-06-04 2008-03-04 Micron Technology, Inc. Spintronic devices with integrated transistors
US7084691B2 (en) 2004-07-21 2006-08-01 Sharp Laboratories Of America, Inc. Mono-polarity switchable PCMO resistor trimmer
US7365411B2 (en) 2004-08-12 2008-04-29 Micron Technology, Inc. Resistance variable memory with temperature tolerant materials
US7289353B2 (en) 2004-08-17 2007-10-30 Spansion, Llc Systems and methods for adjusting programming thresholds of polymer memory cells
US7122853B1 (en) 2004-08-17 2006-10-17 Fasl, Inc. Method to improve yield and simplify operation of polymer memory cells
US7135696B2 (en) 2004-09-24 2006-11-14 Intel Corporation Phase change memory with damascene memory element
US7405465B2 (en) * 2004-09-29 2008-07-29 Sandisk 3D Llc Deposited semiconductor structure to minimize n-type dopant diffusion and method of making
US7221599B1 (en) 2004-11-01 2007-05-22 Spansion, Llc Polymer memory cell operation
US7189626B2 (en) 2004-11-03 2007-03-13 Micron Technology, Inc. Electroless plating of metal caps for chalcogenide-based memory devices
US7307268B2 (en) 2005-01-19 2007-12-11 Sandisk Corporation Structure and method for biasing phase change memory array for reliable writing
US7749805B2 (en) 2005-03-10 2010-07-06 Qimonda Ag Method for manufacturing an integrated circuit including an electrolyte material layer
US7323349B2 (en) 2005-05-02 2008-01-29 Sharp Laboratories Of America, Inc. Self-aligned cross point resistor memory array
US7835170B2 (en) 2005-05-09 2010-11-16 Nantero, Inc. Memory elements and cross point switches and arrays of same using nonvolatile nanotube blocks
JP2006344746A (en) 2005-06-08 2006-12-21 Toshiba Corp Nonvolatile semiconductor memory device and manufacturing method thereof
US7678420B2 (en) * 2005-06-22 2010-03-16 Sandisk 3D Llc Method of depositing germanium films
US7426128B2 (en) 2005-07-11 2008-09-16 Sandisk 3D Llc Switchable resistive memory with opposite polarity write pulses
US20070015348A1 (en) 2005-07-18 2007-01-18 Sharp Laboratories Of America, Inc. Crosspoint resistor memory device with back-to-back Schottky diodes
US7303971B2 (en) 2005-07-18 2007-12-04 Sharp Laboratories Of America, Inc. MSM binary switch memory device
US7446010B2 (en) 2005-07-18 2008-11-04 Sharp Laboratories Of America, Inc. Metal/semiconductor/metal (MSM) back-to-back Schottky diode
US7521705B2 (en) 2005-08-15 2009-04-21 Micron Technology, Inc. Reproducible resistance variable insulating memory devices having a shaped bottom electrode
KR100630437B1 (en) 2005-08-31 2006-10-02 삼성전자주식회사 Nonvolatile Organic Resistance Memory Device and Manufacturing Method Thereof
US20070105390A1 (en) 2005-11-09 2007-05-10 Oh Travis B Oxygen depleted etching process
US7187577B1 (en) 2005-11-23 2007-03-06 Grandis, Inc. Method and system for providing current balanced writing for memory cells and magnetic devices
US7324363B2 (en) 2005-12-12 2008-01-29 Synopsys, Inc. SPICE optimized for arrays
US8222746B2 (en) 2006-03-03 2012-07-17 Intel Corporation Noble metal barrier layers
US7875871B2 (en) 2006-03-31 2011-01-25 Sandisk 3D Llc Heterojunction device comprising a semiconductor and a resistivity-switching oxide or nitride
JP2007281208A (en) 2006-04-07 2007-10-25 Matsushita Electric Ind Co Ltd Multilayer variable resistance element array, variable resistance device, multilayer nonvolatile memory element array, and nonvolatile memory device
KR101239962B1 (en) 2006-05-04 2013-03-06 삼성전자주식회사 Variable resistive memory device comprising buffer layer on lower electrode
JP4297136B2 (en) 2006-06-07 2009-07-15 ソニー株式会社 Storage device
US7626518B2 (en) 2006-06-08 2009-12-01 Via Technologies, Inc. Decoding systems and methods in computational core of programmable graphics processing unit
KR101159075B1 (en) 2006-06-27 2012-06-25 삼성전자주식회사 Variable resistance random access memory device comprising n+ interfacial layer
US7553687B2 (en) * 2006-06-28 2009-06-30 Intel Corporation Dual seed semiconductor photodetectors
US7719001B2 (en) 2006-06-28 2010-05-18 Semiconductor Energy Laboratory Co., Ltd Semiconductor device with metal oxides and an organic compound
KR100738116B1 (en) 2006-07-06 2007-07-12 삼성전자주식회사 Nonvolatile Memory Devices Including Variable Resistance Materials
JP2008021750A (en) 2006-07-11 2008-01-31 Matsushita Electric Ind Co Ltd RESISTANCE CHANGE ELEMENT, ITS MANUFACTURING METHOD, AND RESISTANCE CHANGE TYPE MEMORY USING THE SAME
US7499355B2 (en) 2006-07-31 2009-03-03 Sandisk 3D Llc High bandwidth one time field-programmable memory
EP2062306A2 (en) 2006-08-31 2009-05-27 Interuniversitair Microelektronica Centrum (IMEC) Method for manufacturing a resistive switching device and devices obtained thereof
US7772581B2 (en) 2006-09-11 2010-08-10 Macronix International Co., Ltd. Memory device having wide area phase change element and small electrode contact area
JP4560025B2 (en) 2006-09-29 2010-10-13 株式会社東芝 Magnetic random access memory and manufacturing method thereof
US8766224B2 (en) 2006-10-03 2014-07-01 Hewlett-Packard Development Company, L.P. Electrically actuated switch
US7778061B2 (en) 2006-10-16 2010-08-17 Hewlett-Packard Development Company, L.P. Crossbar-memory systems and methods for writing to and reading from crossbar memory junctions of crossbar-memory systems
US10134985B2 (en) 2006-10-20 2018-11-20 The Regents Of The University Of Michigan Non-volatile solid state resistive switching devices
US7778063B2 (en) 2006-11-08 2010-08-17 Symetrix Corporation Non-volatile resistance switching memories and methods of making same
US7872900B2 (en) 2006-11-08 2011-01-18 Symetrix Corporation Correlated electron memory
EP2089764B1 (en) 2006-11-09 2016-01-06 Sage Electrochromics, Inc. Method of making an ion-switching device without a separate lithiation step
KR100782496B1 (en) 2006-11-09 2007-12-05 삼성전자주식회사 Method for manufacturing semiconductor device having self-aligned cell diode and method for manufacturing phase change memory device using same
US7728318B2 (en) 2006-11-16 2010-06-01 Sandisk Corporation Nonvolatile phase change memory cell having a reduced contact area
JP4334589B2 (en) 2006-12-06 2009-09-30 株式会社東芝 Semiconductor device and manufacturing method thereof
EP1933563A1 (en) 2006-12-14 2008-06-18 Thomson Licensing Method and apparatus for encoding and/or decoding bit depth scalable video data using adaptive enhancement layer residual prediction
JP2008160031A (en) 2006-12-26 2008-07-10 Sony Corp Memory element and memory
US8018760B2 (en) 2006-12-28 2011-09-13 Panasonic Corporation Resistance variable element and resistance variable memory apparatus
US7972897B2 (en) 2007-02-05 2011-07-05 Intermolecular, Inc. Methods for forming resistive switching memory elements
US8265136B2 (en) 2007-02-20 2012-09-11 Vixs Systems, Inc. Motion refinement engine for use in video encoding in accordance with a plurality of sub-pixel resolutions and methods for use therewith
US7382647B1 (en) 2007-02-27 2008-06-03 International Business Machines Corporation Rectifying element for a crosspoint based memory array architecture
US20080205179A1 (en) 2007-02-28 2008-08-28 Qimonda Ag Integrated circuit having a memory array
KR101054321B1 (en) 2007-03-01 2011-08-05 후지쯔 가부시끼가이샤 Semiconductor device and manufacturing method thereof
US7629198B2 (en) 2007-03-05 2009-12-08 Intermolecular, Inc. Methods for forming nonvolatile memory elements with resistive-switching metal oxides
WO2008140979A1 (en) 2007-05-09 2008-11-20 Intermolecular, Inc. Resistive-switching nonvolatile memory elements
JP4967176B2 (en) 2007-05-10 2012-07-04 シャープ株式会社 Variable resistance element, method of manufacturing the same, and nonvolatile semiconductor memory device
US7800094B2 (en) 2007-06-11 2010-09-21 Macronix International Co., Ltd. Resistance memory with tungsten compound and manufacturing
US7855119B2 (en) * 2007-06-15 2010-12-21 Sandisk 3D Llc Method for forming polycrystalline thin film bipolar transistors
US8345968B2 (en) 2007-06-28 2013-01-01 Mitsubishi Electric Corporation Image encoding device, image decoding device, image encoding method and image decoding method
US7846785B2 (en) 2007-06-29 2010-12-07 Sandisk 3D Llc Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same
US8233308B2 (en) 2007-06-29 2012-07-31 Sandisk 3D Llc Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same
JP2010532568A (en) 2007-06-29 2010-10-07 サンディスク スリーディー，エルエルシー Memory cell using reversible resistance switching element by selective growth and formation method thereof
US7566643B2 (en) 2007-07-23 2009-07-28 Ovonyx, Inc. Liquid phase deposition of contacts in programmable resistance and switching devices
KR101326077B1 (en) 2007-08-24 2013-11-07 삼성전자주식회사 Resistive random access memory device
US9000408B2 (en) 2007-10-12 2015-04-07 Ovonyx, Inc. Memory device with low reset current
US7786464B2 (en) 2007-11-20 2010-08-31 Infineon Technologies Ag Integrated circuit having dielectric layer including nanocrystals
US7718990B2 (en) 2007-12-04 2010-05-18 Ovonyx, Inc. Active material devices with containment layer
US7706169B2 (en) 2007-12-27 2010-04-27 Sandisk 3D Llc Large capacity one-time programmable memory cell using metal oxides
US7897953B2 (en) 2008-01-16 2011-03-01 Micron Technology, Inc. Multi-level programmable PCRAM memory
US7955958B2 (en) 2008-02-07 2011-06-07 International Business Machines Corporation Method for fabrication of polycrystalline diodes for resistive memories
US8035099B2 (en) 2008-02-27 2011-10-11 Spansion Llc Diode and resistive memory device structures
US7960216B2 (en) 2008-05-10 2011-06-14 Intermolecular, Inc. Confinement techniques for non-volatile resistive-switching memories
US8143092B2 (en) 2008-03-10 2012-03-27 Pragati Kumar Methods for forming resistive switching memory elements by heating deposited layers
US8183553B2 (en) 2009-04-10 2012-05-22 Intermolecular, Inc. Resistive switching memory element including doped silicon electrode
US7961507B2 (en) 2008-03-11 2011-06-14 Micron Technology, Inc. Non-volatile memory with resistive access component
JP2009253033A (en) 2008-04-07 2009-10-29 Panasonic Corp Semiconductor memory and method for manufacturing the same
US7830698B2 (en) 2008-04-11 2010-11-09 Sandisk 3D Llc Multilevel nonvolatile memory device containing a carbon storage material and methods of making and using same
JP2009267219A (en) 2008-04-28 2009-11-12 Hitachi Ltd Semiconductor memory device and manufacturing method thereof
US8624214B2 (en) 2008-06-10 2014-01-07 Panasonic Corporation Semiconductor device having a resistance variable element and a manufacturing method thereof
US7732235B2 (en) 2008-06-30 2010-06-08 Sandisk 3D Llc Method for fabricating high density pillar structures by double patterning using positive photoresist
US7781269B2 (en) 2008-06-30 2010-08-24 Sandisk 3D Llc Triangle two dimensional complementary patterning of pillars
TW201021161A (en) 2008-07-18 2010-06-01 Sandisk 3D Llc Carbon-based resistivity-switching materials and methods of forming the same
US7932506B2 (en) 2008-07-22 2011-04-26 Macronix International Co., Ltd. Fully self-aligned pore-type memory cell having diode access device
JP5430890B2 (en) 2008-07-25 2014-03-05 株式会社東芝 Semiconductor memory device
JP5342189B2 (en) 2008-08-06 2013-11-13 株式会社日立製作所 Nonvolatile memory device and manufacturing method thereof
US8466044B2 (en) 2008-08-07 2013-06-18 Sandisk 3D Llc Memory cell that includes a carbon-based memory element and methods forming the same
TW201009954A (en) 2008-08-19 2010-03-01 Chunghwa Picture Tubes Ltd Thin film transistor, pixel structure and fabrication methods thereof
US7615439B1 (en) 2008-09-29 2009-11-10 Sandisk Corporation Damascene process for carbon memory element with MIIM diode
US8344348B2 (en) 2008-10-02 2013-01-01 Ovonyx, Inc. Memory device
JP5702725B2 (en) * 2008-10-08 2015-04-15 ザ・リージェンツ・オブ・ザ・ユニバーシティ・オブ・ミシガンＴｈｅ Ｒｅｇｅｎｔｓ Ｏｆ Ｔｈｅ Ｕｎｉｖｅｒｓｉｔｙ Ｏｆ Ｍｉｃｈｉｇａｎ Silicon-based nanoscale resistor with adjustable resistance
JP2012506621A (en) 2008-10-20 2012-03-15 ザ・リージェンツ・オブ・ザ・ユニバーシティ・オブ・ミシガン Silicon nanoscale crossbar memory
ITTO20080784A1 (en) 2008-10-24 2010-04-25 Terra Srl Ricerca & Sviluppo PROCEDURE FOR THE PRODUCTION OF AN AGENT FOR THE PROCESSING OF AGRICULTURAL LANDS
US8097874B2 (en) 2008-10-30 2012-01-17 Seagate Technology Llc Programmable resistive memory cell with sacrificial metal
US7898838B2 (en) 2008-10-31 2011-03-01 Seagate Technology Llc Resistive sense memory calibration for self-reference read method
US7855923B2 (en) 2008-10-31 2010-12-21 Seagate Technology Llc Write current compensation using word line boosting circuitry
US8067815B2 (en) 2008-12-11 2011-11-29 Macronix International Co., Lt.d. Aluminum copper oxide based memory devices and methods for manufacture
US7978496B2 (en) 2008-12-18 2011-07-12 Sandisk 3D Llc Method of programming a nonvolatile memory device containing a carbon storage material
US8027215B2 (en) 2008-12-19 2011-09-27 Unity Semiconductor Corporation Array operation using a schottky diode as a non-ohmic isolation device
TW201025588A (en) 2008-12-30 2010-07-01 Ind Tech Res Inst Phase-change memory devices and methods for fabricating the same
JP2010165803A (en) 2009-01-14 2010-07-29 Toshiba Corp Method of manufacturing semiconductor memory device, and semiconductor memory device
US8021897B2 (en) 2009-02-19 2011-09-20 Micron Technology, Inc. Methods of fabricating a cross point memory array
JP5044586B2 (en) 2009-02-24 2012-10-10 株式会社東芝 Semiconductor memory device
EP2437499A4 (en) 2009-05-29 2013-01-23 Mitsubishi Electric Corp ENCODER AND VIDEO DECODER, VIDEO ENCODING AND DECODING METHOD
US8227783B2 (en) 2009-07-13 2012-07-24 Seagate Technology Llc Non-volatile resistive sense memory with praseodymium calcium manganese oxide
US8207064B2 (en) 2009-09-17 2012-06-26 Sandisk 3D Llc 3D polysilicon diode with low contact resistance and method for forming same
US8274130B2 (en) 2009-10-20 2012-09-25 Sandisk 3D Llc Punch-through diode steering element
WO2011064801A1 (en) 2009-11-30 2011-06-03 Andrea Redaelli Memory including a low thermal budget selector switch on a variable resistance memory cell
US8298887B2 (en) * 2009-12-03 2012-10-30 Applied Materials, Inc. High mobility monolithic p-i-n diodes
JP5439147B2 (en) 2009-12-04 2014-03-12 株式会社東芝 Resistance change memory
US8385100B2 (en) 2009-12-08 2013-02-26 Intel Corporation Energy-efficient set write of phase change memory with switch
US8045364B2 (en) 2009-12-18 2011-10-25 Unity Semiconductor Corporation Non-volatile memory device ion barrier
TWI416661B (en) 2009-12-29 2013-11-21 Ind Tech Res Inst Air gap fabricating method, resist memory device and fabricating method thereof
JP5732827B2 (en) 2010-02-09 2015-06-10 ソニー株式会社 Storage element, storage device, and operation method of storage device
US8848430B2 (en) * 2010-02-23 2014-09-30 Sandisk 3D Llc Step soft program for reversible resistivity-switching elements
US8237146B2 (en) 2010-02-24 2012-08-07 Sandisk 3D Llc Memory cell with silicon-containing carbon switching layer and methods for forming the same
DE102010002454A1 (en) 2010-02-26 2011-09-01 Globalfoundries Dresden Module One Limited Liability Company & Co. Kg Metallization system of a semiconductor device with rounded connections, which are made by Hartmaskenverrundung
EP2548238B8 (en) 2010-03-16 2015-06-17 SanDisk 3D, LLC Method of forming bottom electrodes for use with metal oxide resistivity switching layers
EP2561545B1 (en) 2010-04-19 2017-10-25 Hewlett-Packard Enterprise Development LP Nanoscale switching devices with partially oxidized electrodes
US8564070B2 (en) 2010-05-24 2013-10-22 Chengdu Haicun Ip Technology Llc Large bit-per-cell three-dimensional mask-programmable read-only memory
US9012307B2 (en) 2010-07-13 2015-04-21 Crossbar, Inc. Two terminal resistive switching device structure and method of fabricating
US8441835B2 (en) 2010-06-11 2013-05-14 Crossbar, Inc. Interface control for improved switching in RRAM
JP5981424B2 (en) 2010-06-11 2016-08-31 クロスバー， インコーポレイテッドＣｒｏｓｓｂａｒ， Ｉｎｃ． Columnar structure and method for memory device
US9508425B2 (en) 2010-06-24 2016-11-29 The Regents Of The University Of Michigan Nanoscale metal oxide resistive switching element
US8351241B2 (en) * 2010-06-24 2013-01-08 The Regents Of The University Of Michigan Rectification element and method for resistive switching for non volatile memory device
WO2012001960A1 (en) 2010-07-01 2012-01-05 パナソニック株式会社 Nonvolatile memory cell, nonvolatile memory cell array, and method for manufacturing the nonvolatile memory cell array
US20120007035A1 (en) 2010-07-12 2012-01-12 Crossbar, Inc. Intrinsic Programming Current Control for a RRAM
US8467227B1 (en) 2010-11-04 2013-06-18 Crossbar, Inc. Hetero resistive switching material layer in RRAM device and method
US8168506B2 (en) 2010-07-13 2012-05-01 Crossbar, Inc. On/off ratio for non-volatile memory device and method
US8884261B2 (en) 2010-08-23 2014-11-11 Crossbar, Inc. Device switching using layered device structure
US20120033479A1 (en) 2010-08-06 2012-02-09 Lsi Corporation Modification of logic by morphological manipulation of a semiconductor resistive element
US8546254B2 (en) 2010-08-19 2013-10-01 Taiwan Semiconductor Manufacturing Company, Ltd. Mechanisms for forming copper pillar bumps using patterned anodes
US8404553B2 (en) 2010-08-23 2013-03-26 Crossbar, Inc. Disturb-resistant non-volatile memory device and method
US8492195B2 (en) 2010-08-23 2013-07-23 Crossbar, Inc. Method for forming stackable non-volatile resistive switching memory devices
EP2617077A4 (en) * 2010-09-16 2013-07-24 Hewlett Packard Development Co NANOMETER SCALE SWITCHING DEVICE
WO2012052968A1 (en) 2010-10-20 2012-04-26 Nokia Corporation Method and device for video coding and decoding
US8187945B2 (en) 2010-10-27 2012-05-29 Crossbar, Inc. Method for obtaining smooth, continuous silver film
US8088688B1 (en) 2010-11-05 2012-01-03 Crossbar, Inc. p+ polysilicon material on aluminum for non-volatile memory device and method
CN102064739B (en) 2010-11-28 2013-10-30 吴世永 Driving mechanism for paving light-emitting plate of solar power supply device at night
CN102479925A (en) 2010-11-30 2012-05-30 中国科学院微电子研究所 Resistance transition memory structure with high variable ratio capability and its preparation method
CA2722993A1 (en) 2010-12-01 2012-06-01 Ecole De Technologie Superieure Multiframe and multislice parallel video encoding system with simultaneous predicted frame encoding
US8557654B2 (en) 2010-12-13 2013-10-15 Sandisk 3D Llc Punch-through diode
JP2012133836A (en) 2010-12-20 2012-07-12 Toshiba Corp Resistance change type memory
KR101157105B1 (en) 2011-02-14 2012-06-22 동국대학교 산학협력단 Nonvolatile memory device using the resistive switching of graphene oxide and the fabrication method thereof
JP2012199336A (en) 2011-03-18 2012-10-18 Sony Corp Memory element and memory device
US8394670B2 (en) 2011-05-31 2013-03-12 Crossbar, Inc. Vertical diodes for non-volatile memory device
US8525290B2 (en) 2011-06-24 2013-09-03 Macronix International Co., Ltd. Method of forming memory cell access device
US8658476B1 (en) 2012-04-20 2014-02-25 Crossbar, Inc. Low temperature P+ polycrystalline silicon material for non-volatile memory device
US9472756B2 (en) 2012-09-07 2016-10-18 Kabushiki Kaisha Toshiba Nonvolatile memory device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7829875B2 (en) * 2006-03-31 2010-11-09 Sandisk 3D Llc Nonvolatile rewritable memory cell comprising a resistivity-switching oxide or nitride and an antifuse
US7824956B2 (en) * 2007-06-29 2010-11-02 Sandisk 3D Llc Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same
US20090256130A1 (en) * 2008-04-11 2009-10-15 Sandisk 3D Llc Memory cell that employs a selectively fabricated carbon nano-tube reversible resistance-switching element, and methods of forming the same
KR20110005694A (en) * 2008-04-11 2011-01-18 쌘디스크 3디 엘엘씨 Memory cell using selectively fabricated carbon nanotube reversible resistance-switching element formed on lower conductor and method of forming same
US20120008366A1 (en) * 2010-07-09 2012-01-12 Crossbar, Inc. RESTIVE MEMORY USING SiGe MATERIAL

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP2735028A4 *

Also Published As

Publication number Publication date
EP2735028A4 (en) 2015-05-06
CN103828047A (en) 2014-05-28
US20130020548A1 (en) 2013-01-24
US9252191B2 (en) 2016-02-02
EP2735028A1 (en) 2014-05-28

Similar Documents

Publication Publication Date Title
US9252191B2 (en) Seed layer for a p+ silicon germanium material for a non-volatile memory device and method
US9793474B2 (en) Low temperature P+ polycrystalline silicon material for non-volatile memory device
KR101883236B1 (en) Pillar structure for memory device and method
US9735358B2 (en) Noble metal / non-noble metal electrode for RRAM applications
US8946667B1 (en) Barrier structure for a silver based RRAM and method
US20120142163A1 (en) P+ polysilicon material on aluminum for non-volatile memory device and method
US20110001169A1 (en) Forming uniform silicide on 3d structures
US10192927B1 (en) Semiconductor device for a non-volatile (NV) resistive memory and array structure for an array of NV resistive memory
US8450710B2 (en) Low temperature p+ silicon junction material for a non-volatile memory device
US10727310B2 (en) Contact formation on germanium-containing substrates using hydrogenated silicon
US9312483B2 (en) Electrode structure for a non-volatile memory device and method
EP4082051A1 (en) Electronic devices comprising silicon carbide materials and related methods and systems
US8716098B1 (en) Selective removal method and structure of silver in resistive switching device for a non-volatile memory device
US20100283154A1 (en) Sputtering target and semiconductor device manufactured using the same
US9269897B2 (en) Device structure for a RRAM and method
WO2023126144A1 (en) Buried power rail formation for semiconductor devices
US8883603B1 (en) Silver deposition method for a non-volatile memory device
WO2023116329A1 (en) Hybrid metal interconnects
US8765566B2 (en) Line and space architecture for a non-volatile memory device
US9401475B1 (en) Method for silver deposition for a non-volatile memory device
US8889521B1 (en) Method for silver deposition for a non-volatile memory device
TWI604645B (en) Noble metal/non-noble metal electrode for rram appli cations
US9070859B1 (en) Low temperature deposition method for polycrystalline silicon material for a non-volatile memory device

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 11870128

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2011870128

Country of ref document: EP