WO2017059927A1 - Electronic circuit for a microphone and microphone - Google Patents
Electronic circuit for a microphone and microphone Download PDFInfo
- Publication number
- WO2017059927A1 WO2017059927A1 PCT/EP2015/073416 EP2015073416W WO2017059927A1 WO 2017059927 A1 WO2017059927 A1 WO 2017059927A1 EP 2015073416 W EP2015073416 W EP 2015073416W WO 2017059927 A1 WO2017059927 A1 WO 2017059927A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- sigma
- delta modulator
- electronic circuit
- operation mode
- mode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/392—Arrangements for selecting among plural operation modes, e.g. for multi-standard operation
- H03M3/394—Arrangements for selecting among plural operation modes, e.g. for multi-standard operation among different orders of the loop filter
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; ELECTRIC HEARING AIDS; PUBLIC ADDRESS SYSTEMS
- H04R3/00—Circuits for transducers
- H04R3/04—Circuits for transducers for correcting frequency response
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/392—Arrangements for selecting among plural operation modes, e.g. for multi-standard operation
- H03M3/398—Arrangements for selecting among plural operation modes, e.g. for multi-standard operation among different converter types
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/412—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution
- H03M3/414—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having multiple quantisers arranged in cascaded loops, each of the second and further loops processing the quantisation error of the loop preceding it, i.e. multiple stage noise shaping [MASH] type
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/458—Analogue/digital converters using delta-sigma modulation as an intermediate step
Definitions
- the invention relates to an electronic circuit for a Microphone and Microphone
- the invention relates to an electronic circuit for a
- the invention relates to a
- the microphone comprising the electronic circuit.
- the microphone may be fabricated in MEMS (micro-electrical-mechanical systems) technology.
- Digital microphones for modern portable devices like smart phones, tablets, cameras, laptops need to handle different scenarios.
- the digital microphones are used for recording voice commands as well as high-quality videos.
- the invention is distinguished by an electronic circuit for a microphone.
- the electronic circuit comprises a sigma-delta modulator having a configurable resolution and a mode selector.
- the sigma-delta- modulator is selectively operable in at least two operation modes.
- the mode selector is configured to determine a desired operation mode dependent on an externally provided control signal and to select the resolution of the sigma-delta modulator according to the determined operation mode.
- the microphone are a preamplifier, the sigma-delta modulator and a power management unit comprising for example a bandgap, an internal voltage regulator etc.
- the sigma-delta modulator is designed to work in two or more operation modes.
- the dynamic range of the sigma-delta modulator can be set to different values depending on the operation mode.
- the configurable resolution relates to the Signal-to-Noise-Ratio (SNR) .
- the mode selector is configured to determine a desired operation mode dependent on the external control signal and to set the operation mode of the reconfigurable circuit units of the electronic circuit, in particular the sigma-delta modulator. In this way the performance and power consumption may easily be adjusted according to given requirements.
- the sigma- delta modulator comprises a first sigma-delta modulator and a second sigma-delta modulator, wherein the first sigma-delta modulator and the second sigma-delta modulator are
- the sigma-delta modulator is operable in a first operation mode and in a second operation mode, wherein in a first operation mode of the sigma-delta modulator only the first sigma-delta modulator or the second sigma-delta modulator is used to provide a digital output signal on an output of the sigma- delta modulator with a resolution of n bits and wherein in a second operation mode of the sigma-delta modulator the first sigma-delta modulator and the second sigma-delta modulator are cascaded such that the digital output signal on the output of the sigma-delta modulator is provided with a resolution of m bits.
- n is higher than n.
- a first output signal provided on the output of the first sigma-delta modulator and a second output signal provided on the output of the second sigma-delta modulator are combined. In this way a higher-order noise shaping may be reached and a higher resolution, of the digital output signal provided on the output of the sigma- delta modulator may be reached in the second operation mode.
- the sigma-delta modulator is configured to run in the first operation mode and in the second operation mode with
- the sigma-delta modulator is configured to run in the first operation mode with a lower clock frequency than in the second operation mode.
- the dynamic range and the power consumption in the first operation mode can be further reduced .
- the first sigma-delta modulator and the second sigma-delta modulator comprise the same modulator architecture. In this way development and production costs may be reduced.
- the electronic circuit comprises a preamplifier for processing an electrical input signal of the electronic circuit.
- the preamplifier comprises a configurable supply current and is selectively operable in at least two operation modes.
- the mode selector is configured to select the supply current of the preamplifier according to the determined operation mode.
- the supply current of the preamplifier is lower when the sigma-delta modulator operates in the low resolution mode. This allows for a further adjustment of the dynamic range and the power consumption of the electronic circuit and microphone .
- the electronic circuit comprises a configurable power management unit for providing at least one supply voltage to the sigma- delta modulator and/or the preamplifier.
- the power management unit is configured to provide at least one configurable supply voltage and is selectively operable in at least two operation modes.
- the mode selector is configured to select at least one supply voltage provided by the power management unit according to the determined operation mode.
- the output supply voltage or supply voltages of the power management unit are lower when the sigma-delta modulator operates in the low resolution mode. This allows for a further adjustment of the dynamic range and the power
- the mode selector comprises a frequency discriminator and the externally provided control signal is a clock signal. This allows for a cost-effective production of the electronic circuit.
- the mode selector comprises a memory being configured for setting the resolution of the sigma-delta modulator and/or the supply current of the preamplifier and/or the at least one supply voltage provided by the power management unit.
- the invention is distinguished by a microphone comprising a transducer (MEMS) and an
- the electronic circuit may comprise any structural and functional features as described above. Features described with respect to the microphone are also disclosed herein with respect to the electronic circuit and vice versa, even if the respective feature is not explicitly mentioned in the context of the specific aspect.
- the transducer is fabricated in micro-electrical-mechanical systems technology.
- the transducer may comprise a capacitor.
- an acoustical input signal may result in a change of capacitance of the transducer.
- the microphone may be a condenser or capacitor microphone.
- the transducer may comprise a diaphragm and one or more back- plates .
- the invention is distinguished by a method of operating the microphone according to the second aspect, the method comprising the steps of selecting the first or second mode and operating the microphone in the selected mode.
- Figure 1 a block diagram of a first exemplary embodiment of a microphone and Figure 2 a block diagram of a second exemplary
- Figure 1 shows a schematic diagram of a microphone
- the electronic circuit 5 may be an application-specific electronic circuit (ASIC) .
- ASIC application-specific electronic circuit
- the electronic circuit 5 may be fabricated as a die.
- the microphone 1 may comprise a transducer 10, in particular a MEMS transducer, for converting an acoustical input signal into an electrical signal.
- the transducer 10 may comprise a semiconductor material such as silicon or gallium arsenide.
- the transducer 10 may comprise a diaphragm and one or more back-plates. As an example, the distance between the diaphragm and a back-plate may be in a range of 1 ym to 10 ym.
- the transducer 10 may be configured as a
- the microphone 1 may comprise a MEMS die and an ASIC die comprising the electronic circuit 5.
- the shown electronic circuit 5 may also be used with transducers other than a MEMS transducer.
- the microphone 1 may be used in a headset, for example.
- the transducer 10 is electrically connected to the electronic circuit 5.
- the electronic circuit 5 may process a signal of the transducer 10.
- the electronic circuit 5 comprises, for instance, a pre ⁇ amplifier 40, a filter 50, a sigma-delta modulator 20, a power management unit 60 and a mode selector 30.
- the sigma-delta modulator 20 receives a signal, preprocessed by the preamplifier 40 and optionally by the filter 50, from the transducer 10 and provides a digital output signal DATA on an output of the electronic circuit 5.
- the sigma-delta modulator 20 comprises a configurable
- the sigma-delta modulator 20 comprises a first sigma-delta modulator 21 and a second sigma-delta modulator 22, wherein the first sigma-delta modulator 21 and the second sigma-delta modulator 22 are cascadable.
- the sigma-delta modulator 20 may comprise a multistage noise shaping (MASH) architecture.
- the first sigma-delta modulator 21 and the second sigma-delta modulator 22 may each comprise a second order modulator.
- the first and the second sigma-delta modulator 21, 22 may be configured as a continuous-time sigma-delta modulator
- Such a second order continuous-time sigma-delta modulator comprises two modulator stages 211, 212 each with an analog integrator, weighting elements for differently weighting an input signal and a feedback signal and a difference element for providing a difference signal of the input signal and the feedback signal on an input of the analog integrator.
- the first sigma-delta modulator 21 and the second sigma-delta modulator 22, for instance, comprise each a clocked quantizer 220 providing a converter output signal on its output and a clocked digital-to-analog converter 230 for providing an analog feedback signal to the input of the respective
- the sigma-delta modulator 20 is configured such that only the first sigma-delta modulator 21 is used to provide a digital output signal DATA on an output of the sigma-delta modulator 20 with is used to provide a digital output signal DATA on an output of the sigma-delta modulator 20 with a resolution of n bits, wherein the resolution relates to the SNR.
- a second-order noise shaping with, for instance, a -40 dB/dec slope may be reached.
- the sigma-delta modulator 20 is configured such that the second sigma-delta modulator 22 and the first sigma-delta modulator 21 are cascaded such that the digital output signal DATA on the output of the sigma-delta modulator 20 is
- the resolution of the digital output signal DATA of the sigma-delta modulator 20 is higher than in the first operation mode.
- an output of the second sigma-delta modulator 22 is coupled to an input of the first sigma-delta modulator 21.
- a second output signal HMB provided on the output of the second sigma-delta modulator 22 and a first output signal LMB provided on the output of the first sigma- delta modulator 21 are combined, for example by a
- the purpose of the recombination filter is to cancel the quantization noise of the second sigma-delta 22 modulator based on the output of the first sigma-delta 21 modulator.
- the first output signal LMB and the second output signal HMB are, for instance, are 1 -bit-signals .
- the number of bits at the output of the recombination filter 80 depends on the operation mode. For instance, in low-mode where the first output signal LMB alone is used, the recombination filter 80 output, equals the recombination filter 80 input. This may be realized by bypassing the recombination filter 80.
- the fist sigma-delta modulator 21 and second sigma-delta modulator 22 input are both input to the
- the output may be not 2-bit but actually 3-bit as there are 5 output levels, thus requiring 3 bits. This is due to the filtering operation of the recombination filter 80.
- the SNR is improved, since the quantization noise of the modulator is 4th order noise shaped by the two 2nd order modulators.
- the sigma-delta modulator 20 may be configured to run in the first operation mode and the second operation mode with different clock frequencies. This allows for further adjusting the dynamic range and the power consumption of the microphone 1.
- the mode selector 30 of the electronic circuit 5 is
- the preamplifier 40 of the electronic circuit 5 is the preamplifier 40 of the electronic circuit 5
- the preamplifier 40 comprises a configurable supply current and is selectively operable in at least two operation modes dependent on the externally provided control signal Ctrl.
- the mode selector 30 is further configured to select the supply current of the preamplifier 40 dependent on the selected operation mode.
- the power management unit 60 is configured for providing at least one supply voltage VDD1, VDD2 to the sigma-delta modulator 20 and/or the preamplifier 40.
- the power management unit 60 is configured to provide at least one configurable supply voltage VDD1, VDD2 and is selectively operable in at least two operation modes.
- the mode selector 30 is configured to select the at least one supply voltage VDD1, VDD2 provided by the power management unit 60 according to the determined operation mode.
- the mode selector 30 may be configured to control a setting of given configuration switches SI, S2, S3 of the electronic circuit 5 by providing a mode control signal opmod dependent on the externally provided control signal Ctrl.
- electronic circuit 5 may comprise such configuration switches SI, S2, S3 for coupling and decoupling the first and second sigma-delta modulator 21, 22 and one or more configuration switches in a switched resistor array (not shown in Figure 1) of the preamplifier 40 for adjusting the supply current of the preamplifier 40.
- the electronic circuit 5 and consequently the microphone 1 may be operable in a second mode, which may be a high
- the supply current of the preamplifier 40 may be increased, thus generating lower noise and lower distortion.
- the sigma-delta modulator 20 may by clocked with a higher frequency, for instance 4 MHz. This leads to fourth-order noise shaping and higher SQNR, but also to higher current consumption .
- the electronic circuit 5 and consequently the microphone 1 may also be operable in a first mode, which may be a low- power mode, wherein the resolution of the digital output signal DATA of the sigma-delta modulator 20 may be low, and the supply current of the preamplifier 40 may be reduced, for example to 20% in comparison to the second mode.
- the sigma- delta modulator 20 may by clocked with a lower frequency, for instance 700 kHz. This leads to second-order noise shaping and low power consumption.
- the mode selector 30 may comprise a frequency discriminator, and the externally provided control signal Ctrl may be a clock signal.
- the frequency discriminator may use a given frequency threshold value for setting the first or the second operation mode. For instance, if the frequency of the clock signal is lower than the given frequency threshold, the mode selector 30 may set the first operation mode. If the
- the mode selector 30 may set the second operation mode.
- the mode selector 30 may comprise a memory 90 as shown in Figure 2.
- the memory 90 may be configured for setting the electronic circuit 5 in the first or second mode.
- the memory 90 may be programmable for selecting one of the modes.
- the memory 90 is, for instance, configured for setting the resolution of the sigma-delta modulator 20 and/or the supply current of the preamplifier 40 and/or the at least one supply voltage VDD1, VDD2 output by the power management unit 60.
- the memory 90 may comprise a control input and a clock input.
- the memory 90 is programmable by accessing the control input from the outside, in particular via a control pin. Depending on the input signal provided to the control input, the memory 90 switches the electronic circuit 5 to work in a first or second mode.
- the memory 90 for instance, comprises a one ⁇ time programmable memory.
- VDD1 VDD2 supply voltage
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Acoustics & Sound (AREA)
- Signal Processing (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Electrostatic, Electromagnetic, Magneto- Strictive, And Variable-Resistance Transducers (AREA)
- Circuit For Audible Band Transducer (AREA)
Abstract
The electronic circuit (5) comprises a sigma-delta modulator (20) having a configurable resolution and a mode selector (30). The sigma-delta modulator (20) is selectively operable in at least two operation modes. The mode selector (30) is configured to determine a desired operation mode dependent on an externally provided control signal (Ctrl) and to select the resolution of the sigma-delta modulator (20) according to the determined operation mode.
Description
Description
Electronic Circuit for a Microphone and Microphone The invention relates to an electronic circuit for a
microphone. Furthermore, the invention relates to a
microphone comprising the electronic circuit. The microphone may be fabricated in MEMS (micro-electrical-mechanical systems) technology.
Digital microphones for modern portable devices like smart phones, tablets, cameras, laptops need to handle different scenarios. For example the digital microphones are used for recording voice commands as well as high-quality videos.
Recording voice commands is a low-performance application with reduced requirements for bandwidth and dynamic range. But the microphone has to run continuously in this case, so that power consumption is critical in terms of not draining a battery of the portable device. In the case of high-quality videos audio quality is most critical while the requirement on power consumption is not so critical.
It is an object of the invention to provide an electronic circuit and a microphone with a configurable performance and power consumption.
This object is achieved by the features of the independent claims. Advantageous embodiments of the invention are given in the sub-claims.
According to a first aspect, the invention is distinguished by an electronic circuit for a microphone. The electronic circuit comprises a sigma-delta modulator having a
configurable resolution and a mode selector. The sigma-delta- modulator is selectively operable in at least two operation modes. The mode selector is configured to determine a desired operation mode dependent on an externally provided control signal and to select the resolution of the sigma-delta modulator according to the determined operation mode.
This has the advantage that the electronic circuit can be reconfigured in a flexible and economical way in terms of chip area requirements, complexity and power consumption.
Devices which mainly contribute to chip area requirements and power consumption in the electronic circuit for the
microphone are a preamplifier, the sigma-delta modulator and a power management unit comprising for example a bandgap, an internal voltage regulator etc. The sigma-delta modulator is designed to work in two or more operation modes. The dynamic range of the sigma-delta modulator can be set to different values depending on the operation mode. The configurable resolution relates to the Signal-to-Noise-Ratio (SNR) . The mode selector is configured to determine a desired operation mode dependent on the external control signal and to set the operation mode of the reconfigurable circuit units of the electronic circuit, in particular the sigma-delta modulator. In this way the performance and power consumption may easily be adjusted according to given requirements.
According to an embodiment of the first aspect, the sigma- delta modulator comprises a first sigma-delta modulator and a second sigma-delta modulator, wherein the first sigma-delta modulator and the second sigma-delta modulator are
cascadable. In this way different kinds of sigma-delta modulators can easily be configured.
According to a further embodiment of the first aspect, the sigma-delta modulator is operable in a first operation mode and in a second operation mode, wherein in a first operation mode of the sigma-delta modulator only the first sigma-delta modulator or the second sigma-delta modulator is used to provide a digital output signal on an output of the sigma- delta modulator with a resolution of n bits and wherein in a second operation mode of the sigma-delta modulator the first sigma-delta modulator and the second sigma-delta modulator are cascaded such that the digital output signal on the output of the sigma-delta modulator is provided with a resolution of m bits. Herein m is higher than n. In the second operation mode a first output signal provided on the output of the first sigma-delta modulator and a second output signal provided on the output of the second sigma-delta modulator are combined. In this way a higher-order noise shaping may be reached and a higher resolution, of the digital output signal provided on the output of the sigma- delta modulator may be reached in the second operation mode.
According to a further embodiment of the first aspect, the sigma-delta modulator is configured to run in the first operation mode and in the second operation mode with
different clock frequencies. This allows for further
adjusting the dynamic range and the power consumption of the microphone .
According to a further embodiment of the first aspect, the sigma-delta modulator is configured to run in the first operation mode with a lower clock frequency than in the second operation mode. Thus, the dynamic range and the power consumption in the first operation mode can be further reduced .
According to a further embodiment of the first aspect, the first sigma-delta modulator and the second sigma-delta modulator comprise the same modulator architecture. In this way development and production costs may be reduced.
According to a further embodiment of the first aspect, the electronic circuit comprises a preamplifier for processing an electrical input signal of the electronic circuit. The preamplifier comprises a configurable supply current and is selectively operable in at least two operation modes. The mode selector is configured to select the supply current of the preamplifier according to the determined operation mode. Preferably, the supply current of the preamplifier is lower when the sigma-delta modulator operates in the low resolution mode. This allows for a further adjustment of the dynamic range and the power consumption of the electronic circuit and microphone .
According to a further embodiment of the first aspect, the electronic circuit comprises a configurable power management unit for providing at least one supply voltage to the sigma- delta modulator and/or the preamplifier. The power management unit is configured to provide at least one configurable supply voltage and is selectively operable in at least two operation modes. The mode selector is configured to select at least one supply voltage provided by the power management unit according to the determined operation mode. Preferably, the output supply voltage or supply voltages of the power management unit are lower when the sigma-delta modulator operates in the low resolution mode. This allows for a further adjustment of the dynamic range and the power
consumption of the electronic circuit and microphone.
According to a further embodiment of the first aspect, the mode selector comprises a frequency discriminator and the externally provided control signal is a clock signal. This allows for a cost-effective production of the electronic circuit.
According to a further embodiment of the first aspect, the mode selector comprises a memory being configured for setting the resolution of the sigma-delta modulator and/or the supply current of the preamplifier and/or the at least one supply voltage provided by the power management unit.
According to a second aspect, the invention is distinguished by a microphone comprising a transducer (MEMS) and an
electronic circuit according to the first aspect.
The electronic circuit may comprise any structural and functional features as described above. Features described with respect to the microphone are also disclosed herein with respect to the electronic circuit and vice versa, even if the respective feature is not explicitly mentioned in the context of the specific aspect.
According to an embodiment of the second aspect, the
transducer is fabricated in micro-electrical-mechanical systems technology. The transducer may comprise a capacitor. In particular, an acoustical input signal may result in a change of capacitance of the transducer. Accordingly, the microphone may be a condenser or capacitor microphone. The transducer may comprise a diaphragm and one or more back- plates .
According to a third aspect, the invention is distinguished by a method of operating the microphone according to the second aspect, the method comprising the steps of selecting the first or second mode and operating the microphone in the selected mode.
Further features, refinements and expediencies will become apparent from the following description of the exemplary embodiments in connection with the figures. These are as follows:
Figure 1 a block diagram of a first exemplary embodiment of a microphone and Figure 2 a block diagram of a second exemplary
embodiment of a microphone.
Figure 1 shows a schematic diagram of a microphone 1
comprising an electronic circuit 5. The electronic circuit 5 may be an application-specific electronic circuit (ASIC) . The electronic circuit 5 may be fabricated as a die.
The microphone 1 may comprise a transducer 10, in particular a MEMS transducer, for converting an acoustical input signal into an electrical signal. As an example, the transducer 10 may comprise a semiconductor material such as silicon or gallium arsenide. The transducer 10 may comprise a diaphragm and one or more back-plates. As an example, the distance between the diaphragm and a back-plate may be in a range of 1 ym to 10 ym. The transducer 10 may be configured as a
differential transducer or as a single-ended transducer, for example .
The microphone 1 may comprise a MEMS die and an ASIC die comprising the electronic circuit 5. The shown electronic circuit 5 may also be used with transducers other than a MEMS transducer. The microphone 1 may be used in a headset, for example.
The transducer 10 is electrically connected to the electronic circuit 5. In particular, the electronic circuit 5 may process a signal of the transducer 10.
The electronic circuit 5 comprises, for instance, a pre¬ amplifier 40, a filter 50, a sigma-delta modulator 20, a power management unit 60 and a mode selector 30. The sigma-delta modulator 20 receives a signal, preprocessed by the preamplifier 40 and optionally by the filter 50, from the transducer 10 and provides a digital output signal DATA on an output of the electronic circuit 5. The sigma-delta modulator 20 comprises a configurable
resolution and is selectively operable in at least two operation modes dependent on an externally provided control signal Ctrl. For instance, the sigma-delta modulator 20 comprises a first sigma-delta modulator 21 and a second sigma-delta modulator 22, wherein the first sigma-delta modulator 21 and the second sigma-delta modulator 22 are cascadable. The sigma-delta modulator 20 may comprise a multistage noise shaping (MASH) architecture.
The first sigma-delta modulator 21 and the second sigma-delta modulator 22 may each comprise a second order modulator. The first and the second sigma-delta modulator 21, 22 may be configured as a continuous-time sigma-delta modulator
comprising a second order continuous-time sigma-delta
modulator .
Such a second order continuous-time sigma-delta modulator comprises two modulator stages 211, 212 each with an analog integrator, weighting elements for differently weighting an input signal and a feedback signal and a difference element for providing a difference signal of the input signal and the feedback signal on an input of the analog integrator. The first sigma-delta modulator 21 and the second sigma-delta modulator 22, for instance, comprise each a clocked quantizer 220 providing a converter output signal on its output and a clocked digital-to-analog converter 230 for providing an analog feedback signal to the input of the respective
modulator stages 211, 212.
In a first operation mode of the sigma-delta modulator 20 the sigma-delta modulator 20 is configured such that only the first sigma-delta modulator 21 is used to provide a digital output signal DATA on an output of the sigma-delta modulator 20 with is used to provide a digital output signal DATA on an output of the sigma-delta modulator 20 with a resolution of n bits, wherein the resolution relates to the SNR. In this way a second-order noise shaping with, for instance, a -40 dB/dec slope may be reached.
In a second operation mode of the sigma-delta modulator 20 the sigma-delta modulator 20 is configured such that the
second sigma-delta modulator 22 and the first sigma-delta modulator 21 are cascaded such that the digital output signal DATA on the output of the sigma-delta modulator 20 is
provided with a resolution of m bits, wherein m is higher than n. In this way a fourth-order noise shaping with, for instance, a -80 dB/dec slope may be reached.
In the second operation mode the resolution of the digital output signal DATA of the sigma-delta modulator 20 is higher than in the first operation mode. In the second operation mode an output of the second sigma-delta modulator 22 is coupled to an input of the first sigma-delta modulator 21. Furthermore, a second output signal HMB provided on the output of the second sigma-delta modulator 22 and a first output signal LMB provided on the output of the first sigma- delta modulator 21 are combined, for example by a
recombination filter 80.
The purpose of the recombination filter is to cancel the quantization noise of the second sigma-delta 22 modulator based on the output of the first sigma-delta 21 modulator.
The first output signal LMB and the second output signal HMB are, for instance, are 1 -bit-signals . The number of bits at the output of the recombination filter 80 depends on the operation mode. For instance, in low-mode where the first output signal LMB alone is used, the recombination filter 80 output, equals the recombination filter 80 input. This may be realized by bypassing the recombination filter 80.
In high-mode, the fist sigma-delta modulator 21 and second sigma-delta modulator 22 input are both input to the
recombination filter 80. But, for instance, the output may be
not 2-bit but actually 3-bit as there are 5 output levels, thus requiring 3 bits. This is due to the filtering operation of the recombination filter 80. In high mode the SNR is improved, since the quantization noise of the modulator is 4th order noise shaped by the two 2nd order modulators.
Furthermore, the sigma-delta modulator 20 may be configured to run in the first operation mode and the second operation mode with different clock frequencies. This allows for further adjusting the dynamic range and the power consumption of the microphone 1.
The mode selector 30 of the electronic circuit 5 is
configured to select the resolution of the sigma-delta modulator 20 dependent on the externally provided control signal Ctrl.
The preamplifier 40 of the electronic circuit 5 is
configured to process an electrical input signal of the electronic circuit 5 provided, for example, by the transducer 10.
Preferably, the preamplifier 40 comprises a configurable supply current and is selectively operable in at least two operation modes dependent on the externally provided control signal Ctrl. In this regard, the mode selector 30 is further configured to select the supply current of the preamplifier 40 dependent on the selected operation mode. The power management unit 60 is configured for providing at least one supply voltage VDD1, VDD2 to the sigma-delta modulator 20 and/or the preamplifier 40. The power management unit 60 is configured to provide at least one configurable
supply voltage VDD1, VDD2 and is selectively operable in at least two operation modes. In this regard, the mode selector 30 is configured to select the at least one supply voltage VDD1, VDD2 provided by the power management unit 60 according to the determined operation mode.
The mode selector 30 may be configured to control a setting of given configuration switches SI, S2, S3 of the electronic circuit 5 by providing a mode control signal opmod dependent on the externally provided control signal Ctrl. The
electronic circuit 5 may comprise such configuration switches SI, S2, S3 for coupling and decoupling the first and second sigma-delta modulator 21, 22 and one or more configuration switches in a switched resistor array (not shown in Figure 1) of the preamplifier 40 for adjusting the supply current of the preamplifier 40.
The electronic circuit 5 and consequently the microphone 1 may be operable in a second mode, which may be a high
resolution mode, wherein the resolution of the digital output signal DATA of the sigma-delta modulator 20 is high.
Furthermore, the supply current of the preamplifier 40 may be increased, thus generating lower noise and lower distortion.
The sigma-delta modulator 20 may by clocked with a higher frequency, for instance 4 MHz. This leads to fourth-order noise shaping and higher SQNR, but also to higher current consumption .
The electronic circuit 5 and consequently the microphone 1 may also be operable in a first mode, which may be a low- power mode, wherein the resolution of the digital output signal DATA of the sigma-delta modulator 20 may be low, and the supply current of the preamplifier 40 may be reduced, for
example to 20% in comparison to the second mode. The sigma- delta modulator 20 may by clocked with a lower frequency, for instance 700 kHz. This leads to second-order noise shaping and low power consumption.
The mode selector 30 may comprise a frequency discriminator, and the externally provided control signal Ctrl may be a clock signal. The frequency discriminator may use a given frequency threshold value for setting the first or the second operation mode. For instance, if the frequency of the clock signal is lower than the given frequency threshold, the mode selector 30 may set the first operation mode. If the
frequency of the clock signal is higher than or equal to the given frequency threshold, the mode selector 30 may set the second operation mode.
Alternatively or additionally the mode selector 30 may comprise a memory 90 as shown in Figure 2. The memory 90 may be configured for setting the electronic circuit 5 in the first or second mode. In particular, the memory 90 may be programmable for selecting one of the modes. The memory 90 is, for instance, configured for setting the resolution of the sigma-delta modulator 20 and/or the supply current of the preamplifier 40 and/or the at least one supply voltage VDD1, VDD2 output by the power management unit 60.
The memory 90 may comprise a control input and a clock input. The memory 90 is programmable by accessing the control input from the outside, in particular via a control pin. Depending on the input signal provided to the control input, the memory 90 switches the electronic circuit 5 to work in a first or second mode. The memory 90, for instance, comprises a one¬ time programmable memory.
Reference numerals
1 microphone
5 electronic circuit
10 transducer
20 sigma-delta modulator
21 first sigma-delta modulator
22 second sigma-delta modulator
30 mode selector
40 preamplifier
50 filter
60 power management unit
80 recombination filter
90 memory
211, 212 modulator stage
220 quanti zer
230 digital-to-analog converter
Ctrl control signal
DATA digital output signal of the electronic circuit
HMB second output signal
LMB first output signal
opmode mode control signal
SI, S2, S3 configuration switch
VDD1, VDD2 supply voltage
Claims
An electronic circuit (5) for a microphone (1), the electronic circuit (5) comprising a sigma-delta
modulator (20) having a configurable resolution and a mode selector (30), wherein the sigma-delta modulator (20) is selectively operable in at least two operation modes and the mode selector (30) is configured to determine a desired operation mode dependent on an externally provided control signal (Ctrl) and to select the resolution of the sigma-delta modulator (20) according to the determined operation mode.
The electronic circuit (5) according to claim 1, the sigma-delta modulator (20) comprising a first sigma- delta modulator (21) and a second sigma-delta modulator (22), wherein the first sigma-delta modulator (21) and the second sigma-delta modulator (22) are cascadable.
The electronic circuit (5) according to claim 1 or 2, the sigma-delta modulator (20) being operable in a first operation mode and in a second operation mode, wherein
- in a first operation mode of the sigma-delta
modulator (20) only the first sigma-delta modulator (21) or the second sigma-delta modulator (22) is used to provide a digital output signal (DATA) on an output of the sigma-delta modulator (20) with a resolution of n bits and
- in a second operation mode of the sigma-delta
modulator (20) the first sigma-delta modulator (21) and the second sigma-delta modulator (22) are
cascaded such that the digital output signal (DATA) on the output of the sigma-delta modulator (20) is
provided with a resolution of m bits, wherein m is higher than n.
The electronic circuit (5) according to any one of claims 1 to 3, wherein the sigma-delta modulator (20) is configured to run in the first operation mode and in the second operation mode with different clock frequencies.
The electronic circuit (5) according to any one of claims 1 to 4, wherein the sigma-delta modulator (20) is configured to run in the first operation mode with a lower clock frequency than in the second operation mode.
The electronic circuit (5) according to any one of claims 1 to 5, wherein the first sigma-delta modulator (21) and the second sigma-delta modulator (22) comprise the same modulator architecture.
The electronic circuit (5) according to any one of claims 1 to 6, the electronic circuit (5) comprising a preamplifier (40) for processing an electrical input signal of the electronic circuit (5) , wherein
- the preamplifier (40) comprises a configurable supply current and is selectively operable in at least two operation modes and
- the mode selector (30) is configured to select the supply current of the preamplifier (40) according to the determined operation mode.
The electronic circuit (5) according to any one of claims 1 to 7, the electronic circuit (5) comprising a configurable power management unit (60) for providing at
least one supply voltage (VDD1, VDD2) to the sigma-delta modulator (20) and/or the preamplifier (40), wherein
- the power management unit (60) is configured to provide at least one configurable supply voltage (VDD1, VDD2) and is selectively operable in at least two operation modes, and
- the mode selector (30) is configured to select at least one supply voltage (VDD1, VDD2) provided by the power management unit (60) according to the determined operation mode.
The electronic circuit (5) according to any one of claims 1 to 8, wherein the mode selector (30) comprises a frequency discriminator and the externally provided control signal (Ctrl) is a clock signal.
The electronic circuit (5) according to any one of claims 1 to 9, wherein the mode selector (30) comprises a memory (90) being configured for setting the
resolution of the sigma-delta modulator (20) and/or the supply current of the preamplifier (40) and/or the at least one supply voltage (VDD1, VDD2) provided by the power management unit (60) .
A microphone (1) comprising the electronic circuit (5) of any one of claims 1 to 10 and comprising a transducer (10) .
12. The microphone (1) of claim 11, wherein the transducer (10) is fabricated in MEMS (Micro-Electrical-Mechanical Systems) technology.
Method of operating the microphone (1) of any one of claims 11 or 12, the method comprising the steps of selecting the first or second mode and operating the microphone (1) in the selected mode.
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US15/765,539 US10516942B2 (en) | 2015-10-09 | 2015-10-09 | Electronic circuit for a microphone and microphone |
| PCT/EP2015/073416 WO2017059927A1 (en) | 2015-10-09 | 2015-10-09 | Electronic circuit for a microphone and microphone |
| CN201580083703.8A CN108141222B (en) | 2015-10-09 | 2015-10-09 | Electronic circuits and microphones for microphones |
| EP15775469.8A EP3360256A1 (en) | 2015-10-09 | 2015-10-09 | Electronic circuit for a microphone and microphone |
| JP2018513786A JP6551716B2 (en) | 2015-10-09 | 2015-10-09 | Microphone electronic circuit and microphone |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/EP2015/073416 WO2017059927A1 (en) | 2015-10-09 | 2015-10-09 | Electronic circuit for a microphone and microphone |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2017059927A1 true WO2017059927A1 (en) | 2017-04-13 |
Family
ID=54256766
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/EP2015/073416 Ceased WO2017059927A1 (en) | 2015-10-09 | 2015-10-09 | Electronic circuit for a microphone and microphone |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US10516942B2 (en) |
| EP (1) | EP3360256A1 (en) |
| JP (1) | JP6551716B2 (en) |
| CN (1) | CN108141222B (en) |
| WO (1) | WO2017059927A1 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2019178355A1 (en) * | 2018-03-16 | 2019-09-19 | Vesper Technologies, Inc. | Transducer system with configurable acoustic overload point |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11799476B2 (en) * | 2020-01-16 | 2023-10-24 | Cypress Semiconductor Corporation | Capacitive touch-sensing channel |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20060164274A1 (en) * | 2005-01-25 | 2006-07-27 | Masato Nakakita | Cascade-type variable-order delta-sigma modulator |
| WO2009053949A1 (en) * | 2007-10-22 | 2009-04-30 | Freescale Semiconductor, Inc. | Analog to digital converter with multiple modes, signal processing system and electronic apparatus |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6407689B1 (en) | 2000-11-01 | 2002-06-18 | Qualcomm, Incorporated | Method and apparatus for controlling stages of a multi-stage circuit |
| DE60215806T2 (en) * | 2001-06-15 | 2007-09-06 | Analog Devices Inc., Norwood | INTERPOLATOR WITH VARIABLE MODULE AND VARIABLE FREQUENCY SYNTHESIZER WITH INTERPOLATOR WITH VARIABLE MODULE |
| WO2007135928A1 (en) | 2006-05-21 | 2007-11-29 | Trigence Semiconductor, Inc. | Digital/analog conversion apparatus |
| US7626525B2 (en) * | 2007-05-03 | 2009-12-01 | Texas Instruments Incorporated | Feed-forward circuitry and corresponding error cancellation circuit for cascaded delta-sigma modulator |
| US7528755B2 (en) * | 2007-09-06 | 2009-05-05 | Infineon Technologies Ag | Sigma-delta modulator for operating sensors |
| JP2012039406A (en) | 2010-08-06 | 2012-02-23 | Panasonic Corp | Method for manufacturing microphone |
| US8284085B2 (en) * | 2010-10-06 | 2012-10-09 | Texas Instruments Incorporated | Pipelined continuous-time sigma delta modulator |
| US9084061B2 (en) * | 2012-08-08 | 2015-07-14 | Semiconductor Components Industries, Llc | Method and system for improving quality of audio sound |
| US9065470B2 (en) * | 2012-12-19 | 2015-06-23 | Intel Corporation | Low power analog to digital converter |
| US10020008B2 (en) * | 2013-05-23 | 2018-07-10 | Knowles Electronics, Llc | Microphone and corresponding digital interface |
| GB2515526B (en) * | 2013-06-26 | 2017-11-08 | Cirrus Logic Int Semiconductor Ltd | Analog-to-digital convertor |
| EP3694109B1 (en) * | 2014-02-25 | 2023-05-03 | ams AG | Microphone arrangement |
| US9479865B2 (en) * | 2014-03-31 | 2016-10-25 | Analog Devices Global | Transducer amplification circuit |
| US9306588B2 (en) * | 2014-04-14 | 2016-04-05 | Cirrus Logic, Inc. | Switchable secondary playback path |
| US10200794B2 (en) * | 2014-12-31 | 2019-02-05 | Invensense, Inc. | Ultrasonic operation of a digital microphone |
| US9936304B2 (en) * | 2016-08-23 | 2018-04-03 | Infineon Technologies Ag | Digital silicon microphone with configurable sensitivity, frequency response and noise transfer function |
-
2015
- 2015-10-09 WO PCT/EP2015/073416 patent/WO2017059927A1/en not_active Ceased
- 2015-10-09 CN CN201580083703.8A patent/CN108141222B/en active Active
- 2015-10-09 US US15/765,539 patent/US10516942B2/en active Active
- 2015-10-09 JP JP2018513786A patent/JP6551716B2/en not_active Expired - Fee Related
- 2015-10-09 EP EP15775469.8A patent/EP3360256A1/en not_active Withdrawn
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20060164274A1 (en) * | 2005-01-25 | 2006-07-27 | Masato Nakakita | Cascade-type variable-order delta-sigma modulator |
| WO2009053949A1 (en) * | 2007-10-22 | 2009-04-30 | Freescale Semiconductor, Inc. | Analog to digital converter with multiple modes, signal processing system and electronic apparatus |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2019178355A1 (en) * | 2018-03-16 | 2019-09-19 | Vesper Technologies, Inc. | Transducer system with configurable acoustic overload point |
| US10917727B2 (en) | 2018-03-16 | 2021-02-09 | Vesper Technologies, Inc. | Transducer system with configurable acoustic overload point |
| US11800299B2 (en) | 2018-03-16 | 2023-10-24 | Qualcomm Technologies, Inc. | Transducer system with configurable acoustic overload point |
Also Published As
| Publication number | Publication date |
|---|---|
| US20190082258A1 (en) | 2019-03-14 |
| JP6551716B2 (en) | 2019-07-31 |
| JP2018535575A (en) | 2018-11-29 |
| EP3360256A1 (en) | 2018-08-15 |
| US10516942B2 (en) | 2019-12-24 |
| CN108141222A (en) | 2018-06-08 |
| CN108141222B (en) | 2021-08-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11323805B2 (en) | Microphone assembly with digital feedback loop | |
| US11304009B2 (en) | Digital microphone assembly with improved frequency response and noise characteristics | |
| US10924069B2 (en) | System and method for low distortion capacitive signal source amplifier | |
| US8040265B2 (en) | Down-converter and up-converter for time-encoded signals | |
| DE102017214765A1 (en) | Silicon digital microphone with configurable sensitivity, configurable frequency response and configurable noise transfer function | |
| US9722561B2 (en) | Systems and apparatus providing frequency shaping for microphone devices and methods of operation of the same | |
| WO2014064421A1 (en) | Digital/analogue conversion | |
| US20200389731A1 (en) | Low-latency audio output with variable group delay | |
| US10516942B2 (en) | Electronic circuit for a microphone and microphone | |
| US10396740B2 (en) | Microphone driving device and digital microphone including the same | |
| EP3940960A1 (en) | Efficient digital gain implementation in digital microphones | |
| US11600280B2 (en) | Analog-to-digital converter and method | |
| KR20180055656A (en) | Microphone driving device and digital microphone including the same | |
| CN102480295B (en) | Analog-to-digital converter and analog-to-digital conversion method | |
| US11438697B2 (en) | Low-latency audio output with variable group delay |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 15775469 Country of ref document: EP Kind code of ref document: A1 |
|
| ENP | Entry into the national phase |
Ref document number: 2018513786 Country of ref document: JP Kind code of ref document: A |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |