WO2019000960A1 - 显示面板、显示装置及显示面板的控制方法 - Google Patents

显示面板、显示装置及显示面板的控制方法 Download PDF

Info

Publication number
WO2019000960A1
WO2019000960A1 PCT/CN2018/075953 CN2018075953W WO2019000960A1 WO 2019000960 A1 WO2019000960 A1 WO 2019000960A1 CN 2018075953 W CN2018075953 W CN 2018075953W WO 2019000960 A1 WO2019000960 A1 WO 2019000960A1
Authority
WO
WIPO (PCT)
Prior art keywords
transistor
unit
compensation
light emitting
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2018/075953
Other languages
English (en)
French (fr)
Inventor
李永谦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to JP2019552901A priority Critical patent/JP7475859B2/ja
Priority to EP18825205.0A priority patent/EP3648091A4/en
Priority to US16/081,489 priority patent/US11244610B2/en
Publication of WO2019000960A1 publication Critical patent/WO2019000960A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0814—Several active elements per pixel in active matrix panels used for selection purposes, e.g. logical AND for partial update
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0819—Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0223—Compensation for problems related to R-C delay and attenuation in electrodes of matrix panels, e.g. in gate electrodes or on-substrate video signal electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0233—Improving the luminance or brightness uniformity across the screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0238—Improving the black level
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation

Definitions

  • the present disclosure relates to the field of display technologies, and in particular, to a display panel, a display device, and a control method of the display panel.
  • the display brightness is proportional to the driving current of the OLED device.
  • the pixel circuit provides a corresponding driving current to the OLED device, thereby forming A path from the power supply voltage ELVDD to the cathode ELVSS of the OLED.
  • the existing OLED display device generally has a phenomenon in which the display brightness is uneven when the screen is displayed, and the display area of the OLED display device is larger, and the display unevenness is more serious.
  • Embodiments of the present disclosure aim to solve at least one of the technical problems in the related art to some extent.
  • embodiments of the present disclosure provide a display panel that forcibly inserts black during compensation so that the display screen during the compensation period is a black screen, thereby effectively eliminating the influence of the IR drop and ensuring that the pixel circuit is not disturbed during the compensation.
  • Embodiments of the display device and the control method of the display panel are also described herein.
  • a display panel includes: a plurality of pixel circuits, each of the plurality of pixel circuits including a driving transistor, an energy storage unit, a data writing unit, a reset unit, a compensation unit, and a light emitting unit a first pole of the driving transistor is configured to receive a power supply voltage, and a control electrode of the driving transistor is respectively connected to one end of the energy storage unit and the data writing unit, and the second pole of the driving transistor is respectively The other end of the energy storage unit, the reset unit and the first end of the compensation unit are connected, the second end of the compensation unit is connected to one end of the light emitting unit, and the other end of the light emitting unit is grounded; a driving circuit, wherein the driving circuit is respectively connected to a control end, a data writing unit and a reset unit of the compensation unit in each of the pixel circuits, and the control ends of the compensation units in each of the pixel circuits are connected together
  • the driving circuit is configured to at least control the compensation unit during compensation to make the other
  • a display panel by adding a compensation unit between the driving transistor and the light emitting unit, and controlling the compensation unit during compensation so that the other end of the energy storage unit is disconnected from one end of the light emitting unit, such that each The light-emitting units in the pixel circuit are all in an extinguished state, thereby forcibly inserting black during the compensation, so that the display screen during the compensation period is a black screen, effectively eliminating the influence of the IR drop, and ensuring that the pixel circuit is not disturbed during the compensation.
  • the display panel according to the above-described embodiments of the present disclosure may further have the following additional technical features:
  • the compensation unit includes a first transistor, a first pole of the first transistor is connected to a first end of the compensation unit, and a second pole of the first transistor is coupled to the compensation The second end of the unit is connected, and the control electrode of the first transistor is connected to the control end of the compensation unit.
  • the data writing unit includes a second transistor, a first electrode of the second transistor is connected to a control electrode of the driving transistor, and a second electrode of the second transistor is connected to a data line Connected, the control electrode of the second transistor is connected to the driving circuit.
  • the reset unit includes a third transistor, a first pole of the third transistor is connected to a second pole of the driving transistor, and a second pole of the third transistor is connected to a reset line
  • the control electrode of the third transistor is connected to the driving circuit.
  • the driving circuit is further configured to control the compensation unit during light emission to connect the other end of the energy storage unit to one end of the light emitting unit, and to the data The writing unit and the reset unit perform control to perform light emission control on the light emitting unit.
  • the driving circuit first outputs a first control signal to the control circuit when the data writing unit and the reset unit are controlled to perform light emission control on the light emitting unit. Determining a gate of the second transistor to turn the second transistor into an on state, and outputting a second control signal to a gate of the third transistor to cause the third transistor to be in an off state to a data signal of the data line is written to one end of the energy storage unit, the first transistor is turned on, the light emitting unit is in a light emitting state; and the driving circuit outputs a third control signal to the control of the third transistor Pole the third transistor in an on state, and output a fourth control signal to the gate of the second transistor to cause the second transistor to be in an off state to place the other end of the energy storage unit Reset to a low level signal, the lighting unit is in an extinguished state.
  • a further embodiment of the present disclosure provides a display device comprising the display panel of any of the above embodiments.
  • the display device of the embodiment of the present disclosure by forcibly inserting black during the compensation by the above display panel, makes the display screen during the compensation period a black screen, thereby effectively eliminating the influence of the IR drop and ensuring that the pixel circuit is not disturbed during the compensation period. Further, the display effect of the display device is improved.
  • Yet another embodiment of the present disclosure provides a control method of a display panel, the display panel including a plurality of pixel circuits, each of the plurality of pixel circuits including a driving transistor, an energy storage unit, and a data write An input unit, a reset unit, a compensation unit, and a light emitting unit, wherein a first pole of the driving transistor is configured to receive a power supply voltage, and a control electrode of the driving transistor is respectively connected to one end of the energy storage unit and the data writing unit a second pole of the driving transistor is respectively connected to the other end of the energy storage unit, the reset unit, and the first end of the compensation unit, and the second end of the compensation unit and one end of the light emitting unit Connected, the other end of the light emitting unit is grounded, and the control terminals of the compensation unit in each of the pixel circuits are connected together, the control method comprising the steps of: controlling the compensation unit during compensation so that The other end of the energy storage unit is disconnected from one end of the light emitting unit such that the light emit
  • a compensation unit is added between a driving transistor and a light emitting unit, and the compensation unit is controlled during compensation so that the other end of the energy storage unit is disconnected from one end of the light emitting unit,
  • the light-emitting units in each pixel circuit are all turned off, thereby forcibly inserting black during the compensation, so that the display screen during the compensation is a black screen, effectively eliminating the influence of the IR drop, and ensuring that the pixel circuit is not disturbed during the compensation.
  • control method of the display panel according to the above-described embodiments of the present disclosure may further have the following additional technical features:
  • the compensation unit includes a first transistor, a first pole of the first transistor is connected to a first end of the compensation unit, and a second pole of the first transistor is coupled to the compensation The second end of the unit is connected, and the control electrode of the first transistor is connected to the control end of the compensation unit.
  • the data writing unit includes a second transistor, a first electrode of the second transistor is connected to a control electrode of the driving transistor, and a second electrode of the second transistor is connected to a data line Connected;
  • the reset unit includes a third transistor, a first pole of the third transistor is connected to a second pole of the driving transistor, and a second pole of the third transistor is connected to a reset line.
  • a control method of a display panel further includes: controlling the compensation unit during light emission to cause the other end of the energy storage unit to communicate with one end of the light emitting unit, and to The data writing unit and the reset unit perform control to perform light emission control on the light emitting unit.
  • the controlling the data writing unit and the resetting unit to perform lighting control on the lighting unit includes: first controlling outputting the first control signal to the second transistor And causing the second transistor to be in an on state, and outputting a second control signal to a gate of the third transistor to cause the third transistor to be in an off state to write a data signal of the data line
  • the first transistor is turned on, the light emitting unit is in a light emitting state; and a third control signal is output to the control electrode of the third transistor to make the third transistor Passing a state, and outputting a fourth control signal to a control electrode of the second transistor to cause the second transistor to be in an off state to reset the other end of the energy storage unit to a low level signal, the illuminating The unit is off.
  • FIG. 1 is a schematic structural view of a display panel according to an embodiment of the present disclosure
  • FIG. 2 is a structural diagram of a pixel circuit in a display panel according to an embodiment of the present disclosure
  • FIG. 3 is a schematic diagram showing the operation of a display panel according to an embodiment of the present disclosure.
  • FIG. 4 is a block schematic diagram of a display device in accordance with an embodiment of the present disclosure.
  • FIG. 5 is a flowchart of a control method of a display panel according to an embodiment of the present disclosure.
  • the inventors of the present application have found that, for an OLED display device, after the voltage source voltage ELVDD is input from outside the effective display area, it is transmitted to each pixel circuit through the wire in the effective display area, and in the transmission process, since the wire has a certain resistance, Therefore, the power supply voltage ELVDD generates a DC voltage drop (which can be called IR drop) during transmission.
  • the distribution of the power supply voltage ELVDD in the effective display area is not uniform.
  • the actual power supply voltage of each pixel circuit VDD_pixel ELVDD-I*R, where I is the current value of the ELVDD signal network.
  • R is the wire resistance of the pixel circuit to the input voltage of the power supply voltage ELVDD. Since the length of the wire trace of each pixel circuit to the input voltage of the power supply voltage ELVDD is different, the resistance R of each wire is different, that is, the IR drop is different, when the driving transistor is saturated.
  • the compensation pixel circuit can be used to compensate the threshold voltage Vth of the driving transistor in the pixel circuit, but this still does not solve the problem of display unevenness caused by the DC voltage drop IR drop of the power supply voltage.
  • Embodiments of the present disclosure are directed to resolving or solving this problem.
  • a display panel, a display device, and a control method of the display panel according to an embodiment of the present disclosure will be described below with reference to the accompanying drawings.
  • FIG. 1 is a schematic structural view of a display panel according to an embodiment of the present disclosure.
  • the display panel of the embodiment of the present disclosure may include a plurality of pixel circuits 10 (one pixel circuit 10 is exemplarily shown) and a driving circuit 20.
  • Each of the plurality of pixel circuits 10 includes a driving transistor DRT, an energy storage unit 11, a data writing unit 12, a reset unit 13, a compensation unit 14, and a light emitting unit 15, and a first pole of the driving transistor DRT.
  • the control electrodes of the driving transistor DRT are respectively connected to one end of the energy storage unit 11 and the data writing unit 12, and the second poles of the driving transistor DRT are respectively connected to the energy storage unit
  • the other end of the 11, the reset unit 13 and the first end of the compensation unit 14 are connected, the second end of the compensation unit 14 is connected to one end of the light-emitting unit 15, and the other end of the light-emitting unit 15 is grounded to ELVSS.
  • the driving circuit 20 is respectively connected to the control terminal of the compensation unit 14 in each pixel circuit 10, the data writing unit 12 and the reset unit 13, and the control terminals of the compensation unit 14 in each pixel circuit 10 are connected together to drive
  • the circuit 20 is configured to control the compensation unit 14 during the light emission to connect the other end of the energy storage unit 11 with one end of the light emitting unit 15, and control the data writing unit 12 and the reset unit 13 to perform the light emitting unit 15
  • the illumination control, and the compensation unit 14 is controlled during the compensation so that the other end of the energy storage unit 11 is disconnected from one end of the light-emitting unit 15, so that the light-emitting units 15 in each of the pixel circuits 10 are in an extinguished state.
  • the illumination period (lighting period) and the compensation phase (compensation period) may be included in one frame display time.
  • the driving circuit 20 controls the compensation unit 14 so that the other end of the energy storage unit 11 of each pixel circuit 10 is connected to one end of the corresponding illuminating unit 15, and the driving circuit 20 is normally operated.
  • the control method may be such that the light-emitting unit 15 performs light emission control.
  • the driving circuit 20 can first control the data writing unit 12 in the pixel circuit 10 of a certain row to write a data signal to one end of the energy storage unit 11.
  • the drive circuit 20 Under the action of the data signal, the driving transistor DRT is turned on, and the light emitting unit 15 is at In the light-emitting state, the drive circuit 20 then controls the data write unit 12 in the pixel circuit 10 of the row to stop outputting the data signal to one end of the energy storage unit 11, while controlling the reset unit 13 to output a reset signal to the other end of the energy storage unit 11. So that the voltage at the other end of the energy storage unit 11 is the same as the ground ELVSS, the light-emitting unit 15 is turned off. Then, the drive circuit 20 controls the next row of pixel circuits 10 in the above-described manner until the illumination control of all the pixel circuits 10 is completed, and then enters the compensation phase.
  • the compensation phase mainly used to acquire the compensation data of each pixel circuit 10, but during the acquisition of the compensation data (ie, during the Sense), since the pixel circuit 10 except for the acquisition of the compensation data is in the extinguished state, the other pixel circuits 10 are in the The lighting state, so under the influence of the IR drop, will result in uneven display. Moreover, different display screens will have different IR drops, which will result in inconsistency between the front and back compensation data. When the compensation data is different, it will cause various Mura (uneven display brightness), such as streaks and shadows.
  • Mura uneven display brightness
  • the driving circuit 20 controls the compensation unit 14 so that the other end of the energy storage unit 11 of each pixel circuit 10 is disconnected from one end of the corresponding light emitting unit 15, regardless of the energy storage unit 11 at this time.
  • the voltage at the other end is high voltage or low voltage, and the light-emitting unit 15 is in an extinguished state, thereby ensuring a full-screen black picture during Sense, so that the driving frequency is doubled in general without inserting the driving frequency.
  • the compensation unit 14 includes a first transistor T1, a first pole of the first transistor T1 is connected to the first end of the compensation unit 14, and a second pole of the first transistor T1 is The second end of the compensation unit 14 is connected, and the control electrode of the first transistor T1 is connected to the control end of the compensation unit 14.
  • the data writing unit 12 includes a second transistor T2, the first electrode of the second transistor T2 is connected to the control electrode of the driving transistor DRT, and the second electrode of the second transistor T2 is connected to the data line Data.
  • the control electrode of the second transistor T2 is connected to the driving circuit 20.
  • the reset unit 13 includes a third transistor T3, a first pole of the third transistor T3 is connected to the second pole of the driving transistor DRT, and a second pole of the third transistor T3 is connected to the reset line Sense.
  • the gate of the third transistor T3 is connected to the drive circuit 20.
  • the energy storage unit 11 may be a capacitor C
  • the light emitting unit 15 may be a light emitting diode D
  • the driving circuit 20 may be disposed outside the plurality of pixel circuits 10, that is, outside the effective display area.
  • the driving circuit 20 when the driving circuit 20 controls the data writing unit 12 and the reset unit 13 to perform the light emission control on the light emitting unit 15, the driving circuit 20 first outputs the first control signal to the control electrode of the second transistor T2 to make the second transistor.
  • T2 is in an on state, and outputs a second control signal to the gate of the third transistor T3 to cause the third transistor T3 to be in an off state to write the data signal of the data line Data to one end of the energy storage unit 11,
  • a transistor T1 is turned on, and the light emitting unit 15 is in a light emitting state;
  • the driving circuit 20 outputs a third control signal to the gate of the third transistor T3 to turn the third transistor T3 into an on state, and outputs a fourth control signal to the second state.
  • the gate of the transistor T2 is such that the second transistor T2 is in an off state to reset the other end of the energy storage unit 11 to a low level signal, and the light emitting unit 15 is in an extinguished state.
  • the illumination period and the compensation phase may be included in one frame display time.
  • the driving circuit 20 outputs a high level signal to the gate of the first transistor T1 to turn on the first transistor T1, since the control poles of the first transistor T1 in each pixel circuit 10 are connected, Therefore, in the light emitting phase, the first transistors T1 in all the pixel circuits 10 are in an on state.
  • the driving circuit 20 scans the plurality of pixel circuits 10 row by row, that is, first outputs a high level signal to the gate electrode of the second transistor T2 in the first row of pixel circuits 10 so that the first row of pixel circuits 10
  • the second transistor T2 is in an on state to input the data signal Data to one end of the corresponding capacitor C.
  • the driving transistor DRT is turned on, and the light emitting diode D is in a light emitting state.
  • the driving circuit 20 outputs a low level signal to the second transistor T2 in the first row of pixel circuits 10, so that the second transistor T2 in the first row of pixel circuits 10 is in an off state, and simultaneously outputs a high level signal.
  • the second row of pixel circuits 10 are scanned in the above manner, and sequentially executed until the scanning of each row of pixel circuits 10 is completed, the entire lighting phase ends, and the compensation phase begins. .
  • the driving circuit 20 In the compensation phase, when it is necessary to externally compensate a certain row of pixel circuits 10, that is, to compensate the threshold voltage Vth of the driving transistor DRT, the driving circuit 20 simultaneously outputs a high level signal to the control electrode of the second transistor T2 and the third.
  • the control electrode of the transistor T3, the second transistor T2 and the third transistor T3 are both in an on state, at which time the Sense signal on the reset line is gradually increased from the low level signal, and the Sense signal is increased to the required compensation voltage (due to the compensation voltage)
  • the driving circuit 20 simultaneously outputs a low-level signal to the second transistor T2 and the third transistor T3 to make the second transistor T2 smaller than the forward voltage drop of the LED D, so that the LED D does not emit light.
  • the third transistor T3 is disconnected to save the compensation voltage.
  • the driving circuit 20 also outputs a low level signal to the gate of the first transistor T1 to bring the first transistor T1 into an off state, since the first of all the pixel circuits 10
  • the control electrodes of the transistor T1 are all connected together, so the first transistor T1 of each pixel circuit 10 is in an off state, and the entire picture is a black picture, thereby effectively eliminating the influence of the IR drop and ensuring that the state of the pixel circuit is not compensated during the compensation.
  • Interference at the same time can eliminate the various Mura caused by the large difference between the two compensation data caused by the sudden change of the display screen.
  • the embodiments of the present disclosure are applicable not only to the 3T1C pixel circuit shown in FIG. 2 but also to other types of pixel circuits, such as 2T1C, 4T1C, etc., to solve the problem of large display panel size and driving transistor.
  • the unevenness of the picture caused by the unevenness of the saturation characteristics is not detailed here.
  • a compensation unit is added between the driving transistor and the light emitting unit, and the compensation unit is controlled during compensation so that the other end of the energy storage unit is disconnected from one end of the light emitting unit.
  • the light-emitting units in each pixel circuit are in an extinguished state, thereby forcibly inserting black during the compensation, so that the display screen during the compensation period is a black screen, effectively eliminating the influence of the IR drop, and ensuring that the pixel circuit is not disturbed during the compensation period.
  • the display device 1000 of the embodiment of the present disclosure may include the display panel 100 described above.
  • the display device of the embodiment of the present disclosure by forcibly inserting black during the compensation by the above display panel, makes the display screen during the compensation period a black screen, thereby effectively eliminating the influence of the IR drop and ensuring that the pixel circuit is not disturbed during the compensation period. Further, the display effect of the display device is improved.
  • FIG. 5 is a flowchart of a control method of a display panel according to an embodiment of the present disclosure.
  • the display panel includes a plurality of pixel circuits, each of the plurality of pixel circuits includes a driving transistor, an energy storage unit, a data writing unit, a reset unit, and compensation. a unit and a light emitting unit, wherein a first pole of the driving transistor is connected to a preset power source, and a control electrode of the driving transistor is respectively connected to one end of the energy storage unit and the data writing unit, and the second pole of the driving transistor is respectively connected to the other end of the energy storage unit
  • the reset unit is connected to the first end of the compensation unit, the second end of the compensation unit is connected to one end of the illumination unit, the other end of the illumination unit is grounded, and the control ends of the compensation unit in each pixel circuit are connected together.
  • control method of the display panel of the embodiment of the present disclosure may include the following steps:
  • the compensation unit is controlled during the light emission to connect the other end of the energy storage unit to one end of the light emitting unit, and controls the data writing unit and the reset unit to perform light emission control on the light emitting unit.
  • the compensation unit is controlled during the compensation to disconnect the other end of the energy storage unit from one end of the light emitting unit, so that the light emitting units in each pixel circuit are in an extinguished state.
  • the compensation unit includes a first transistor, a first pole of the first transistor is connected to the first end of the compensation unit, and a second pole of the first transistor and the compensation unit The second end of the first transistor is connected to the control terminal of the compensation unit.
  • the data writing unit includes a second transistor, the first electrode of the second transistor is connected to the control electrode of the driving transistor, the second electrode of the second transistor is connected to the data line, and the reset unit includes the third The transistor, the first electrode of the third transistor is connected to the second electrode of the driving transistor, and the second electrode of the third transistor is connected to the reset line.
  • the controlling the data writing unit and the resetting unit to perform the lighting control on the light emitting unit includes: first outputting the first control signal to the control electrode of the second transistor to turn the second transistor into an on state, and outputting the second control Signaling to the control electrode of the third transistor to cause the third transistor to be in an off state, to write the data signal of the data line to one end of the energy storage unit, the first transistor is turned on, the light emitting unit is in a light emitting state; and then outputting the third Controlling the signal to the gate of the third transistor to bring the third transistor into an on state, and outputting a fourth control signal to the gate of the second transistor to place the second transistor in an off state to place the other end of the energy storage unit Reset to low level signal, the light unit is off.
  • a compensation unit is added between a driving transistor and a light emitting unit, and the compensation unit is controlled during compensation so that the other end of the energy storage unit is disconnected from one end of the light emitting unit,
  • the light-emitting units in each pixel circuit are all turned off, thereby forcibly inserting black during the compensation, so that the display screen during the compensation is a black screen, effectively eliminating the influence of the IR drop, and ensuring that the pixel circuit is not disturbed during the compensation.
  • first and second are used for descriptive purposes only and are not to be construed as indicating or implying a relative importance or implicitly indicating the number of technical features indicated.
  • features defining “first” and “second” may include at least one of the features, either explicitly or implicitly.
  • the meaning of "a plurality” is at least two, such as two, three, etc., unless specifically defined otherwise.
  • the terms “installation”, “connected”, “connected”, “fixed”, and the like, are to be understood broadly, and may be either a fixed connection or a detachable connection, unless explicitly stated or defined otherwise. , or integrated; can be mechanical or electrical connection; can be directly connected, or indirectly connected through an intermediate medium, can be the internal communication of two elements or the interaction of two elements, unless otherwise specified Limited.
  • the specific meanings of the above terms in the present disclosure can be understood by those skilled in the art on a case-by-case basis.
  • the first feature "on” or “under” the second feature may be a direct contact of the first and second features, or the first and second features may be indirectly through an intermediate medium, unless otherwise explicitly stated and defined. contact.
  • the first feature "above”, “above” and “above” the second feature may be that the first feature is directly above or above the second feature, or merely that the first feature level is higher than the second feature.
  • the first feature “below”, “below” and “below” the second feature may be that the first feature is directly below or obliquely below the second feature, or merely that the first feature level is less than the second feature.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of El Displays (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Electroluminescent Light Sources (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

公开了一种显示面板、显示装置及显示面板的控制方法，所述显示面板包括：多个像素电路，每个像素电路均包括驱动晶体管、储能单元、数据写入单元、复位单元、补偿单元和发光单元，驱动晶体管的第一极与预设电源相连，驱动晶体管的第二极与储能单元的另一端、复位单元和补偿单元的第一端相连，补偿单元的第二端与发光单元的一端相连，且每个像素电路中的补偿单元的控制端均连接到一起；驱动电路，用于在补偿期间对补偿单元进行控制以使储能单元的另一端与发光单元的一端断开，使得每个像素电路中的发光单元均处于熄灭状态。从而在补偿期间保证显示画面为黑画面，有效排除IR drop的影响，保证补偿期间像素电路不受干扰。

Description

显示面板、显示装置及显示面板的控制方法
相关申请的交叉引用
本申请要求于2017年6月30日向中国专利局提交的专利申请201710525952.9的优先权利益，并且在此通过引用的方式将该在先申请的内容并入本文。
技术领域
本公开涉及显示技术领域，特别涉及一种显示面板、一种显示装置以及一种显示面板的控制方法。
背景技术
对于OLED(Organic Light Emitting Diode，有机发光二极体)显示设备，其显示亮度与OLED器件的驱动电流成正比，在OLED器件点亮的时刻，像素电路给OLED器件提供相应的驱动电流，从而形成了从电源电压ELVDD到OLED的阴极ELVSS的通路。
然而，现有的OLED显示设备在显示画面时通常发生显示亮度不均匀的现象，且OLED显示设备的显示区域越大，显示不均匀的情况越严重。
发明内容
本公开的实施例旨在至少在一定程度上解决相关技术中的技术问题之一。为此，本公开的实施例提出一种显示面板，通过在补偿期间强制插黑，使得补偿期间的显示画面为黑画面，从而有效排除了IR drop的影响，保证补偿期间像素电路不受干扰。本文的还描述了显示装置和显示面板的控制方法的实施例。
根据本公开实施例提出的显示面板包括：多个像素电路，所述多个像素电路中的每个像素电路均包括驱动晶体管、储能单元、数据写入单元、复位单元、补偿单元和发光单元，所述驱动晶体管的第一极用于接收电源电压，所述驱动晶体管的控制极分别与所述储能单元的一端和所述数据写入单元相连，所述驱动晶体管的第二极分别与所述储能单元的另一端、所述复位单元和所述补偿单元的第一端相连，所述补偿单元的第二端与所述发光单元的一端相连，所述发光单元的另 一端接地；驱动电路，所述驱动电路分别与所述每个像素电路中的补偿单元的控制端、数据写入单元和复位单元相连，且所述每个像素电路中的补偿单元的控制端均连接到一起，所述驱动电路至少用于在补偿期间对所述补偿单元进行控制以使所述储能单元的另一端与所述发光单元的一端断开，使得所述每个像素电路中的发光单元均处于熄灭状态。
根据本公开实施例的显示面板，通过在驱动晶体管与发光单元之间增设补偿单元，并在补偿期间对补偿单元进行控制以使储能单元的另一端与发光单元的一端断开，使得每个像素电路中的发光单元均处于熄灭状态，从而在补偿期间强制插黑，使得补偿期间的显示画面为黑画面，有效排除了IR drop的影响，保证补偿期间像素电路不受干扰。
另外，根据本公开上述实施例的显示面板还可以具有如下附加的技术特征：
根据本公开的一个实施例，所述补偿单元包括第一晶体管，所述第一晶体管的第一极与所述补偿单元的第一端相连，所述第一晶体管的第二极与所述补偿单元的第二端相连，所述第一晶体管的控制极与所述补偿单元的控制端相连。
根据本公开的一个实施例，所述数据写入单元包括第二晶体管，所述第二晶体管的第一极与所述驱动晶体管的控制极相连，所述第二晶体管的第二极与数据线相连，所述第二晶体管的控制极与所述驱动电路相连。
根据本公开的一个实施例，所述复位单元包括第三晶体管，所述第三晶体管的第一极与所述驱动晶体管的第二极相连，所述第三晶体管的第二极与复位线相连，所述第三晶体管的控制极与所述驱动电路相连。
根据本公开的一个实施例，所述驱动电路还用于在发光期间对所述补偿单元进行控制以使所述储能单元的另一端与所述发光单元的一端相连通，并对所述数据写入单元和所述复位单元进行控制以对所述发光单元进行发光控制。
根据本公开的一个实施例，所述驱动电路在对所述数据写入单元和所述复位单元进行控制以对所述发光单元进行发光控制时，所述驱动电路先输出第一控制信号至所述第二晶体管的控制极以使所述第二 晶体管处于导通状态，并输出第二控制信号至所述第三晶体管的控制极以使所述第三晶体管处于断开状态，以将所述数据线的数据信号写入至所述储能单元的一端，所述第一晶体管导通，所述发光单元处于发光状态；所述驱动电路再输出第三控制信号至所述第三晶体管的控制极以使所述第三晶体管处于导通状态，并输出第四控制信号至所述第二晶体管的控制极以使所述第二晶体管处于断开状态，以将所述储能单元的另一端复位至低电平信号，所述发光单元处于熄灭状态。
本公开的另外的实施例提出了一种显示装置，其包括上述实施例中任一实施例所述的显示面板。
本公开实施例的显示装置，通过上述的显示面板，通过在补偿期间强制插黑，使得补偿期间的显示画面为黑画面，从而有效排除了IR drop的影响，保证补偿期间像素电路不受干扰，进而提高了显示装置的显示效果。
本公开的又一实施例提出了一种显示面板的控制方法，所述显示面板包括多个像素电路，所述多个像素电路中的每个像素电路均包括驱动晶体管、储能单元、数据写入单元、复位单元、补偿单元和发光单元，所述驱动晶体管的第一极用于接收电源电压，所述驱动晶体管的控制极分别与所述储能单元的一端和所述数据写入单元相连，所述驱动晶体管的第二极分别与所述储能单元的另一端、所述复位单元和所述补偿单元的第一端相连，所述补偿单元的第二端与所述发光单元的一端相连，所述发光单元的另一端接地，并且所述每个像素电路中的补偿单元的控制端均连接在一起，所述控制方法包括以下步骤：在补偿期间对所述补偿单元进行控制以使所述储能单元的另一端与所述发光单元的一端断开，使得所述每个像素电路中的发光单元均处于熄灭状态。
根据本公开实施例的显示面板的控制方法，通过在驱动晶体管与发光单元之间增设补偿单元，并在补偿期间对补偿单元进行控制以使储能单元的另一端与发光单元的一端断开，使得每个像素电路中的发光单元均处于熄灭状态，从而在补偿期间强制插黑，使得补偿期间的显示画面为黑画面，有效排除了IR drop的影响，保证补偿期间像素电路不受干扰。
另外，根据本公开上述实施例的显示面板的控制方法还可以具有 如下附加的技术特征：
根据本公开的一个实施例，所述补偿单元包括第一晶体管，所述第一晶体管的第一极与所述补偿单元的第一端相连，所述第一晶体管的第二极与所述补偿单元的第二端相连，所述第一晶体管的控制极与所述补偿单元的控制端相连。
根据本公开的一个实施例，所述数据写入单元包括第二晶体管，所述第二晶体管的第一极与所述驱动晶体管的控制极相连，所述第二晶体管的第二极与数据线相连；所述复位单元包括第三晶体管，所述第三晶体管的第一极与所述驱动晶体管的第二极相连，所述第三晶体管的第二极与复位线相连。
根据本公开的一个实施例，显示面板的控制方法还包括：在发光期间对所述补偿单元进行控制以使所述储能单元的另一端与所述发光单元的一端相连通，并对所述数据写入单元和所述复位单元进行控制以对所述发光单元进行发光控制。
根据本公开的一个实施例，所述对所述数据写入单元和所述复位单元进行控制以对所述发光单元进行发光控制，包括：先输出第一控制信号至所述第二晶体管的控制极以使所述第二晶体管处于导通状态，并输出第二控制信号至所述第三晶体管的控制极以使所述第三晶体管处于断开状态，以将所述数据线的数据信号写入至所述储能单元的一端，所述第一晶体管导通，所述发光单元处于发光状态；再输出第三控制信号至所述第三晶体管的控制极以使所述第三晶体管处于导通状态，并输出第四控制信号至所述第二晶体管的控制极以使所述第二晶体管处于断开状态，以将所述储能单元的另一端复位至低电平信号，所述发光单元处于熄灭状态。
附图说明
图1是根据本公开实施例的显示面板的结构示意图；
图2是根据本公开一个实施例的显示面板中一个像素电路的结构图；
图3是根据本公开一个实施例的显示面板的工作原理图；
图4是根据本公开实施例的显示装置的方框示意图；以及
图5是根据本公开实施例的显示面板的控制方法的流程图。
具体实施方式
下面详细描述本公开的实施例，所述实施例的示例在附图中示出，其中自始至终相同或类似的标号表示相同或类似的元件或具有相同或类似功能的元件。下面通过参考附图描述的实施例是示例性的，旨在用于解释本发明，而不能理解为对本发明的限制。
本申请的发明人发现，对于OLED显示设备，电压源电压ELVDD从有效显示区域外部输入后，在有效显示区域内通过导线传输至各个像素电路，而在传输过程中，由于导线具有一定的电阻，所以电源电压ELVDD在传输过程中会产生一个直流压降(可称之为IR drop)。
由于IR drop的存在，导致电源电压ELVDD在有效显示区域内的分布不均匀，具体原因为：每个像素电路实际的电源电压VDD_pixel＝ELVDD-I*R，其中，I为ELVDD信号网络的电流值，R为像素电路至电源电压ELVDD输入端的导线电阻，由于每个像素电路到电源电压ELVDD输入端的导线走线长度不同，所以对应每个导线电阻R不同，即IR drop不同，当驱动晶体管处于饱和状态时，每个像素电路的像素电流不同，如I＝μCoxW(ELVDD-I*R-Vdata-Vth) 2/(2L)，进而造成显示的不均匀，且显示区域越大，IR drop越严重，显示不均匀的情况越严重。
对于显示不均匀的情况，可利用补偿像素电路来对像素电路中的驱动晶体管的阈值电压Vth进行补偿，但是这仍不能解决由电源电压的直流压降IR drop造成的显示不均匀的问题。本公开的实施例致力于提出缓解或解决该问题。
下面参照附图来描述根据本公开实施例提出的显示面板、显示装置及显示面板的控制方法。
图1是根据本公开实施例的显示面板的结构示意图。如图1所示，本公开实施例的显示面板可包括：多个像素电路10(图中示例性给出了一个像素电路10)和驱动电路20。
其中，多个像素电路10中的每个像素电路10均包括驱动晶体管DRT、储能单元11、数据写入单元12、复位单元13、补偿单元14和发光单元15，驱动晶体管DRT的第一极用于接收电源电压(例如，与预设电源ELVDD相连)，驱动晶体管DRT的控制极分别与储能单元 11的一端和数据写入单元12相连，驱动晶体管DRT的第二极分别与储能单元11的另一端、复位单元13和补偿单元14的第一端相连，补偿单元14的第二端与发光单元15的一端相连，发光单元15的另一端接地ELVSS。
驱动电路20分别与每个像素电路10中的补偿单元14的控制端、数据写入单元12和复位单元13相连，且每个像素电路10中的补偿单元14的控制端均连接到一起，驱动电路20用于在发光期间对补偿单元14进行控制以使储能单元11的另一端与发光单元15的一端相连通，并对数据写入单元12和复位单元13进行控制以对发光单元15进行发光控制，以及在补偿期间对补偿单元14进行控制以使储能单元11的另一端与发光单元15的一端断开，使得每个像素电路10中的发光单元15均处于熄灭状态。
具体地，在一帧画面显示时间内，可包括发光阶段(发光期间)和补偿阶段(补偿期间)。其中，在发光阶段，驱动电路20对补偿单元14进行控制，以使每个像素电路10的储能单元11的另一端均与相应的发光单元15的一端相连通，此时驱动电路20按照正常控制方式对发光单元15进行发光控制即可。例如，驱动电路20可先控制某一行的像素电路10中的数据写入单元12向储能单元11的一端写入数据信号，在数据信号的作用下，驱动晶体管DRT导通，发光单元15处于发光状态，然后，驱动电路20控制该行的像素电路10中的数据写入单元12停止输出数据信号至储能单元11的一端，同时控制复位单元13输出复位信号至储能单元11的另一端，以使储能单元11的另一端的电压与地ELVSS相同，发光单元15熄灭。然后，驱动电路20按照上述方式对下一行像素电路10进行控制，直至完成对所有像素电路10的发光控制后，进入补偿阶段。
在补偿阶段，主要是用来获取每个像素电路10的补偿数据，但是在获取补偿数据期间(即Sense期间)，由于除需要获取补偿数据的像素电路10处于熄灭状态，其他像素电路10均处于发光状态，所以在IR drop的影响下，将导致画面显示不均匀。并且，不同的显示画面会有不同的IR drop，这样会导致前后补偿数据不一致，当补偿数据差异较大时，将引起各种Mura(显示亮度不均匀)，如产生条纹、黑影等。
因此，在补偿阶段，驱动电路20对补偿单元14进行控制，以使 每个像素电路10的储能单元11的另一端均与相应的发光单元15的一端断开，此时不管储能单元11的另一端的电压是高电压还是低电压，发光单元15均处于熄灭状态，从而在Sense期间保证全屏黑画面，这样在不改变驱动频率的状态下(一般情况下插黑需要把驱动频率加倍，利用加倍的一整帧时间来插黑，而本申请通过在Sense期间强制插黑，所以无需改变驱动频率)，强制在Sense期间插黑，保证在Sense期间为黑画面，较好的补偿了显示面板尺寸大以及驱动晶体管老化等造成的IR drop问题，有效排除了IR drop的影响，保证补偿期间像素电路的状态不受干扰，同时可有效排除显示画面突变引起的前后两次补偿数据差异较大引起的各种Mura。
为使本领域技术人员更清楚的了解本发明，下面结合本公开的一个具体示例来进行详细说明。
根据本公开的一个实施例，如图2所示，补偿单元14包括第一晶体管T1，第一晶体管T1的第一极与补偿单元14的第一端相连，第一晶体管T1的第二极与补偿单元14的第二端相连，第一晶体管T1的控制极与补偿单元14的控制端相连。
进一步地，如图2所示，数据写入单元12包括第二晶体管T2，第二晶体管T2的第一极与驱动晶体管DRT的控制极相连，第二晶体管T2的第二极与数据线Data相连，第二晶体管T2的控制极与驱动电路20相连。
进一步地，如图2所示，复位单元13包括第三晶体管T3，第三晶体管T3的第一极与驱动晶体管DRT的第二极相连，第三晶体管T3的第二极与复位线Sense相连，第三晶体管T3的控制极与驱动电路20相连。另外，储能单元11可以为电容C，发光单元15可以为发光二极管D，驱动电路20可以设置在多个像素电路10的外部，即有效显示区域外部。
其中，驱动电路20在对数据写入单元12和复位单元13进行控制以对发光单元15进行发光控制时，驱动电路20先输出第一控制信号至第二晶体管T2的控制极以使第二晶体管T2处于导通状态，并输出第二控制信号至第三晶体管T3的控制极以使第三晶体管T3处于断开状态，以将数据线Data的数据信号写入至储能单元11的一端，第一晶体管T1导通，发光单元15处于发光状态；驱动电路20再输出第三控 制信号至第三晶体管T3的控制极以使第三晶体管T3处于导通状态，并输出第四控制信号至第二晶体管T2的控制极以使第二晶体管T2处于断开状态，以将储能单元11的另一端复位至低电平信号，发光单元15处于熄灭状态。
具体而言，如图3所示，在1帧画面显示时间内，可包括发光阶段和补偿阶段。其中，在发光阶段，驱动电路20输出高电平信号至第一晶体管T1的控制极，以使第一晶体管T1导通，由于每个像素电路10中的第一晶体管T1的控制极均相连，所以在发光阶段，所有像素电路10中的第一晶体管T1均处于导通状态。在此期间，驱动电路20对多个像素电路10逐行扫描，即先输出高电平信号至第一行像素电路10中的第二晶体管T2的控制极，以使第一行像素电路10中的第二晶体管T2均处于导通状态，以将数据信号Data输入至相应的电容C的一端，此时驱动晶体管DRT导通，发光二极管D处于发光状态。然后，驱动电路20输出低电平信号至第一行像素电路10中的第二晶体管T2，以使第一行像素电路10中的第二晶体管T2均处于断开状态，同时输出高电平信号至第一行像素电路10中的第三晶体管T3，以使第一行像素电路10中的第三晶体管T3均处于导通状态，由于此时复位线上的Sense信号为低电平信号(此时称复位信号)，所以即使第一晶体管T1导通，但是在低电平信号作用下，发光二极管D仍熄灭，至此完成对第一行像素电路10的扫描。
在完成对第一行像素电路10的扫描后，开始按照上述方式对第二行像素电路10进行扫描，依次执行，直至完成对每一行像素电路10的扫描，整个发光阶段结束，开始进入补偿阶段。
在补偿阶段，当需要对某一行像素电路10进行外部补偿时，即对驱动晶体管DRT的阈值电压Vth进行补偿时，驱动电路20同时输出高电平信号至第二晶体管T2的控制极和第三晶体管T3的控制极，第二晶体管T2和第三晶体管T3均处于导通状态，此时复位线上的Sense信号从低电平信号逐渐增加，当Sense信号增加至所需补偿电压(由于补偿电压比较小，小于发光二极管D的正向导通压降，所以发光二极管D不会发光)时，驱动电路20同时输出低电平信号至第二晶体管T2和第三晶体管T3，以使第二晶体管T2和第三晶体管T3断开，以将补偿电压保存。当驱动电路20驱动该像素电路10在下一帧时间内 发光时，通过该补偿电压可达到对驱动晶体管DRT的阈值电压Vth的补偿效果。
另外，在此期间，为了防止IR drop的影响，驱动电路20还输出低电平信号至第一晶体管T1的控制极，以使第一晶体管T1处于断开状态，由于所有像素电路10的第一晶体管T1的控制极均连接在一起，所以每个像素电路10的第一晶体管T1均处于断开状态，整个画面为黑画面，从而有效排除IR drop的影响，保证补偿期间像素电路的状态不受干扰，同时可排除显示画面突变引起的前后两次补偿数据差异较大引起的各种Mura。
可以理解的是，本公开的实施例不仅适用于图2所示的3T1C像素电路，而且适用于其它类型的像素电路，如2T1C、4T1C等像素电路，以解决因显示面板尺寸较大以及驱动晶体管饱和特性不平导致的画面显示不均匀问题，具体这里不再详述。
综上所述，根据本公开实施例的显示面板，通过在驱动晶体管与发光单元之间增设补偿单元，并在补偿期间对补偿单元进行控制以使储能单元的另一端与发光单元的一端断开，使得每个像素电路中的发光单元均处于熄灭状态，从而在补偿期间强制插黑，使得补偿期间的显示画面为黑画面，有效排除了IR drop的影响，保证补偿期间像素电路不受干扰。
图4是根据本公开实施例的显示装置的方框示意图。如图4所示，本公开实施例的显示装置1000可包括上述的显示面板100。
本公开实施例的显示装置，通过上述的显示面板，通过在补偿期间强制插黑，使得补偿期间的显示画面为黑画面，从而有效排除了IR drop的影响，保证补偿期间像素电路不受干扰，进而提高了显示装置的显示效果。
图5是根据本公开实施例的显示面板的控制方法的流程图。
在本公开的实施例中，如图1所示，显示面板包括多个像素电路，多个像素电路中的每个像素电路均包括驱动晶体管、储能单元、数据写入单元、复位单元、补偿单元和发光单元，驱动晶体管的第一极与预设电源相连，驱动晶体管的控制极分别与储能单元的一端和数据写入单元相连，驱动晶体管的第二极分别与储能单元的另一端、复位单元和补偿单元的第一端相连，补偿单元的第二端与发光单元的一端相 连，发光单元的另一端接地，并且每个像素电路中的补偿单元的控制端均连接在一起。
如图5所示，本公开实施例的显示面板的控制方法可包括以下步骤：
S1，在发光期间对补偿单元进行控制以使储能单元的另一端与发光单元的一端相连通，并对数据写入单元和复位单元进行控制以对发光单元进行发光控制。
S2，在补偿期间对补偿单元进行控制以使储能单元的另一端与发光单元的一端断开，使得每个像素电路中的发光单元均处于熄灭状态。
具体地，根据本公开的一个实施例，如图2所示，补偿单元包括第一晶体管，第一晶体管的第一极与补偿单元的第一端相连，第一晶体管的第二极与补偿单元的第二端相连，第一晶体管的控制极与补偿单元的控制端相连。
进一步地，如图2所示，数据写入单元包括第二晶体管，第二晶体管的第一极与驱动晶体管的控制极相连，第二晶体管的第二极与数据线相连；复位单元包括第三晶体管，第三晶体管的第一极与驱动晶体管的第二极相连，第三晶体管的第二极与复位线相连。
其中，对数据写入单元和复位单元进行控制以对发光单元进行发光控制，包括：先输出第一控制信号至第二晶体管的控制极以使第二晶体管处于导通状态，并输出第二控制信号至第三晶体管的控制极以使第三晶体管处于断开状态，以将数据线的数据信号写入至储能单元的一端，第一晶体管导通，发光单元处于发光状态；再输出第三控制信号至第三晶体管的控制极以使第三晶体管处于导通状态，并输出第四控制信号至第二晶体管的控制极以使第二晶体管处于断开状态，以将储能单元的另一端复位至低电平信号，发光单元处于熄灭状态。
需要说明的是，本公开实施例的显示面板的控制方法中未披露的细节，请参考本公开实施例的显示面板中所披露的细节，具体这里不再赘述。
根据本公开实施例的显示面板的控制方法，通过在驱动晶体管与发光单元之间增设补偿单元，并在补偿期间对补偿单元进行控制以使储能单元的另一端与发光单元的一端断开，使得每个像素电路中的发光单元均处于熄灭状态，从而在补偿期间强制插黑，使得补偿期间的 显示画面为黑画面，有效排除了IR drop的影响，保证补偿期间像素电路不受干扰。
在本公开的描述中，需要理解的是，术语“中心”、“纵向”、“横向”、“长度”、“宽度”、“厚度”、“上”、“下”、“前”、“后”、“左”、“右”、“竖直”、“水平”、“顶”、“底”“内”、“外”、“顺时针”、“逆时针”、“轴向”、“径向”、“周向”等指示的方位或位置关系为基于附图所示的方位或位置关系，仅是为了便于描述本公开和简化描述，而不是指示或暗示所指的装置或元件必须具有特定的方位、以特定的方位构造和操作，因此不能理解为对本发明的限制。
此外，术语“第一”、“第二”仅用于描述目的，而不能理解为指示或暗示相对重要性或者隐含指明所指示的技术特征的数量。由此，限定有“第一”、“第二”的特征可以明示或者隐含地包括至少一个该特征。在本公开的描述中，“多个”的含义是至少两个，例如两个，三个等，除非另有明确具体的限定。
在本公开中，除非另有明确的规定和限定，术语“安装”、“相连”、“连接”、“固定”等术语应做广义理解，例如，可以是固定连接，也可以是可拆卸连接，或成一体；可以是机械连接，也可以是电连接；可以是直接相连，也可以通过中间媒介间接相连，可以是两个元件内部的连通或两个元件的相互作用关系，除非另有明确的限定。对于本领域的普通技术人员而言，可以根据具体情况理解上述术语在本公开中的具体含义。
在本公开中，除非另有明确的规定和限定，第一特征在第二特征“上”或“下”可以是第一和第二特征直接接触，或第一和第二特征通过中间媒介间接接触。而且，第一特征在第二特征“之上”、“上方”和“上面”可是第一特征在第二特征正上方或斜上方，或仅仅表示第一特征水平高度高于第二特征。第一特征在第二特征“之下”、“下方”和“下面”可以是第一特征在第二特征正下方或斜下方，或仅仅表示第一特征水平高度小于第二特征。
在本说明书的描述中，参考术语“一个实施例”、“一些实施例”、“示例”、“具体示例”、或“一些示例”等的描述意指结合该实施例或示例描述的具体特征、结构、材料或者特点包含于本公开的至少 一个实施例或示例中。在本说明书中，对上述术语的示意性表述不必须针对的是相同的实施例或示例。而且，描述的具体特征、结构、材料或者特点可以在任一个或多个实施例或示例中以合适的方式结合。此外，在不相互矛盾的情况下，本领域的技术人员可以将本说明书中描述的不同实施例或示例以及不同实施例或示例的特征进行结合和组合。
尽管上面已经示出和描述了本公开的实施例，可以理解的是，上述实施例是示例性的，不能理解为对本发明的限制，本领域的普通技术人员在本发明的范围内可以对上述实施例进行变化、修改、替换和变型。

Claims (12)

  1. 一种显示面板，包括：
    多个像素电路，所述多个像素电路中的每个像素电路均包括驱动晶体管、储能单元、数据写入单元、复位单元、补偿单元和发光单元，所述驱动晶体管的第一极用于接收电源电压，所述驱动晶体管的控制极分别与所述储能单元的一端和所述数据写入单元相连，所述驱动晶体管的第二极分别与所述储能单元的另一端、所述复位单元和所述补偿单元的第一端相连，所述补偿单元的第二端与所述发光单元的一端相连，所述发光单元的另一端接地；
    驱动电路，所述驱动电路分别与所述每个像素电路中的补偿单元的控制端、数据写入单元和复位单元相连，且所述每个像素电路中的补偿单元的控制端均连接到一起，所述驱动电路至少用于在补偿期间对所述补偿单元进行控制以使所述储能单元的另一端与所述发光单元的一端断开，使得所述每个像素电路中的发光单元均处于熄灭状态。
  2. 如权利要求1所述的显示面板，其中所述补偿单元包括第一晶体管，所述第一晶体管的第一极与所述补偿单元的第一端相连，所述第一晶体管的第二极与所述补偿单元的第二端相连，所述第一晶体管的控制极与所述补偿单元的控制端相连。
  3. 如权利要求1或2所述的显示面板，其中所述数据写入单元包括第二晶体管，所述第二晶体管的第一极与所述驱动晶体管的控制极相连，所述第二晶体管的第二极与数据线相连，所述第二晶体管的控制极与所述驱动电路相连。
  4. 如权利要求3所述的显示面板，其中所述复位单元包括第三晶体管，所述第三晶体管的第一极与所述驱动晶体管的第二极相连，所述第三晶体管的第二极与复位线相连，所述第三晶体管的控制极与所述驱动电路相连。
  5. 如权利要求4所述的显示面板，其中所述驱动单元还用于在发光期间对所述补偿单元进行控制以使所述储能单元的另一端与所述发光单元的一端相连通，并对所述数据写入单元和所述复位单元进行控制以对所述发光单元进行发光控制。
  6. 如权利要求5所述的显示面板，其中所述驱动电路在对所述数 据写入单元和所述复位单元进行控制以对所述发光单元进行发光控制时，
    所述驱动电路先输出第一控制信号至所述第二晶体管的控制极以使所述第二晶体管处于导通状态，并输出第二控制信号至所述第三晶体管的控制极以使所述第三晶体管处于断开状态，以将所述数据线的数据信号写入至所述储能单元的一端，所述第一晶体管导通，所述发光单元处于发光状态；
    所述驱动电路再输出第三控制信号至所述第三晶体管的控制极以使所述第三晶体管处于导通状态，并输出第四控制信号至所述第二晶体管的控制极以使所述第二晶体管处于断开状态，以将所述储能单元的另一端复位至低电平信号，所述发光单元处于熄灭状态。
  7. 一种显示装置，包括如权利要求1-6中任一项所述的显示面板。
  8. 一种显示面板的控制方法，其中所述显示面板包括多个像素电路，所述多个像素电路中的每个像素电路均包括驱动晶体管、储能单元、数据写入单元、复位单元、补偿单元和发光单元，所述驱动晶体管的第一极用于接收电源电压，所述驱动晶体管的控制极分别与所述储能单元的一端和所述数据写入单元相连，所述驱动晶体管的第二极分别与所述储能单元的另一端、所述复位单元和所述补偿单元的第一端相连，所述补偿单元的第二端与所述发光单元的一端相连，所述发光单元的另一端接地，并且所述每个像素电路中的补偿单元的控制端均连接在一起，所述控制方法包括以下步骤：
    在补偿期间对所述补偿单元进行控制以使所述储能单元的另一端与所述发光单元的一端断开，使得所述每个像素电路中的发光单元均处于熄灭状态。
  9. 如权利要求8所述的显示面板的控制方法，其中所述补偿单元包括第一晶体管，所述第一晶体管的第一极与所述补偿单元的第一端相连，所述第一晶体管的第二极与所述补偿单元的第二端相连，所述第一晶体管的控制极与所述补偿单元的控制端相连。
  10. 如权利要求8或9所述的显示面板的控制方法，其中
    所述数据写入单元包括第二晶体管，所述第二晶体管的第一极与所述驱动晶体管的控制极相连，所述第二晶体管的第二极与数据线相连；
    所述复位单元包括第三晶体管，所述第三晶体管的第一极与所述驱动晶体管的第二极相连，所述第三晶体管的第二极与复位线相连。
  11. 如权利要求10所述的显示面板的控制方法，还包括：在发光期间对所述补偿单元进行控制以使所述储能单元的另一端与所述发光单元的一端相连通，并对所述数据写入单元和所述复位单元进行控制以对所述发光单元进行发光控制。
  12. 如权利要求11所述的显示面板的控制方法，其中所述对所述数据写入单元和所述复位单元进行控制以对所述发光单元进行发光控制，包括：
    先输出第一控制信号至所述第二晶体管的控制极以使所述第二晶体管处于导通状态，并输出第二控制信号至所述第三晶体管的控制极以使所述第三晶体管处于断开状态，以将所述数据线的数据信号写入至所述储能单元的一端，所述第一晶体管导通，所述发光单元处于发光状态；
    再输出第三控制信号至所述第三晶体管的控制极以使所述第三晶体管处于导通状态，并输出第四控制信号至所述第二晶体管的控制极以使所述第二晶体管处于断开状态，以将所述储能单元的另一端复位至低电平信号，所述发光单元处于熄灭状态。
PCT/CN2018/075953 2017-06-30 2018-02-09 显示面板、显示装置及显示面板的控制方法 Ceased WO2019000960A1 (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2019552901A JP7475859B2 (ja) 2017-06-30 2018-02-09 表示パネル、表示装置および表示パネルの制御方法
EP18825205.0A EP3648091A4 (en) 2017-06-30 2018-02-09 DISPLAY PANEL, DISPLAY DEVICE AND DISPLAY PANEL CONTROL PROCESS
US16/081,489 US11244610B2 (en) 2017-06-30 2018-02-09 Display panel, display device and control method for display panel

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201710525952.9 2017-06-30
CN201710525952.9A CN107086025B (zh) 2017-06-30 2017-06-30 显示面板、显示装置及显示面板的控制方法

Publications (1)

Publication Number Publication Date
WO2019000960A1 true WO2019000960A1 (zh) 2019-01-03

Family

ID=59606017

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2018/075953 Ceased WO2019000960A1 (zh) 2017-06-30 2018-02-09 显示面板、显示装置及显示面板的控制方法

Country Status (5)

Country Link
US (1) US11244610B2 (zh)
EP (1) EP3648091A4 (zh)
JP (1) JP7475859B2 (zh)
CN (1) CN107086025B (zh)
WO (1) WO2019000960A1 (zh)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107086025B (zh) 2017-06-30 2019-12-27 京东方科技集团股份有限公司 显示面板、显示装置及显示面板的控制方法
CN107633814B (zh) * 2017-09-21 2019-06-04 信利（惠州）智能显示有限公司 显示面板和显示装置
CN108806605A (zh) * 2018-06-15 2018-11-13 京东方科技集团股份有限公司 像素电路及其驱动方法、显示面板和显示装置
US11107410B2 (en) 2019-08-15 2021-08-31 Hefei Boe Joint Technology Co., Ltd. Pixel circuit and method of controlling the same, display panel and display device
CN110428779B (zh) * 2019-08-15 2021-01-22 京东方科技集团股份有限公司 像素电路、显示面板和显示设备
CN112863433B (zh) * 2019-11-12 2022-06-24 上海和辉光电股份有限公司 显示系统、显示设备的驱动装置及驱动方法
CN111063302A (zh) * 2019-12-17 2020-04-24 深圳市华星光电半导体显示技术有限公司 像素混合补偿电路及像素混合补偿方法
CN111179851A (zh) 2020-02-25 2020-05-19 合肥鑫晟光电科技有限公司 像素电路及其驱动方法、和显示装置
US11295674B2 (en) * 2020-03-27 2022-04-05 Novatek Microelectronics Corp. Image compensation circuit and related compensation method
CN112331151A (zh) 2020-11-09 2021-02-05 Tcl华星光电技术有限公司 发光基板及显示装置
CN112542138A (zh) * 2020-12-25 2021-03-23 深圳市华星光电半导体显示技术有限公司 像素驱动电路以及显示装置
CN113012652B (zh) 2021-03-09 2022-11-08 Tcl华星光电技术有限公司 一种背光驱动电路及液晶显示装置
CN113327556A (zh) * 2021-06-25 2021-08-31 合肥京东方卓印科技有限公司 像素电路及其驱动方法、显示面板
TWI765771B (zh) * 2021-07-06 2022-05-21 友達光電股份有限公司 自補償之畫素電路與顯示面板
CN113948038B (zh) * 2021-10-29 2023-03-14 维信诺科技股份有限公司 像素电路及其驱动方法
US12279064B2 (en) * 2022-03-17 2025-04-15 Novatek Microelectronics Corp. Image compensation circuit for gamma calibration
TWI820944B (zh) * 2022-09-30 2023-11-01 劉台徽 主動式微型發光二極體顯示器及其驅動方法

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130057532A1 (en) * 2011-09-05 2013-03-07 Young-Hak Lee Pixel circuit of organic light emitting diode display device
CN103035202A (zh) * 2012-12-25 2013-04-10 友达光电股份有限公司 一种像素补偿电路
CN104658485A (zh) * 2015-03-24 2015-05-27 京东方科技集团股份有限公司 Oled驱动补偿电路及其驱动方法
CN106297668A (zh) * 2016-11-02 2017-01-04 京东方科技集团股份有限公司 一种有机发光二极管驱动电路、阵列基板和显示装置
CN107086025A (zh) * 2017-06-30 2017-08-22 京东方科技集团股份有限公司 显示面板、显示装置及显示面板的控制方法

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004088826A1 (ja) 2003-03-31 2004-10-14 Yamaha Hatsudoki Kabushiki Kaisha 回転電機及び電動車両
GB0307475D0 (en) * 2003-04-01 2003-05-07 Koninkl Philips Electronics Nv Active matrix display devices
JP4207988B2 (ja) * 2006-07-03 2009-01-14 セイコーエプソン株式会社 発光装置、画素回路の駆動方法および駆動回路
JP5165657B2 (ja) 2008-12-24 2013-03-21 株式会社ジャパンディスプレイイースト 画像表示装置
KR101674479B1 (ko) * 2010-08-10 2016-11-10 삼성디스플레이 주식회사 유기전계발광 표시장치
JP2012093434A (ja) * 2010-10-25 2012-05-17 Canon Inc 表示装置の駆動方法
CN102708785B (zh) * 2011-05-18 2015-06-24 京东方科技集团股份有限公司 像素单元电路及其工作方法、oled显示装置
CN103597534B (zh) * 2011-05-28 2017-02-15 伊格尼斯创新公司 用于快速补偿显示器中的像素的编程的系统和方法
CN105144274B (zh) * 2013-04-23 2017-07-11 夏普株式会社 显示装置及其驱动电流检测方法
KR102203059B1 (ko) * 2013-12-31 2021-01-14 엘지디스플레이 주식회사 유기발광 디스플레이 장치와 이의 구동 방법
WO2015190043A1 (ja) * 2014-06-13 2015-12-17 株式会社Ｊｏｌｅｄ 表示パネルの検査方法及び表示パネルの製造方法
CN104200779B (zh) * 2014-09-25 2016-09-07 上海天马有机发光显示技术有限公司 像素电路及其驱动方法、显示面板、显示装置
KR102280267B1 (ko) * 2014-11-21 2021-07-22 삼성디스플레이 주식회사 유기 발광 표시 장치 및 이의 구동 방법
KR102316986B1 (ko) * 2014-12-09 2021-10-25 엘지디스플레이 주식회사 유기발광표시장치
KR102388912B1 (ko) * 2014-12-29 2022-04-21 엘지디스플레이 주식회사 유기발광다이오드 표시장치와 그 구동방법
KR102459703B1 (ko) 2014-12-29 2022-10-27 엘지디스플레이 주식회사 유기발광다이오드 표시장치와 그 구동방법
JP2016177280A (ja) 2015-03-18 2016-10-06 株式会社半導体エネルギー研究所 表示装置および電子機器、並びに表示装置の駆動方法
KR102509604B1 (ko) * 2015-12-30 2023-03-14 삼성디스플레이 주식회사 표시 장치
CN106652904B (zh) * 2017-03-17 2019-01-18 京东方科技集团股份有限公司 像素驱动电路及其驱动方法、显示装置

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130057532A1 (en) * 2011-09-05 2013-03-07 Young-Hak Lee Pixel circuit of organic light emitting diode display device
CN103035202A (zh) * 2012-12-25 2013-04-10 友达光电股份有限公司 一种像素补偿电路
CN104658485A (zh) * 2015-03-24 2015-05-27 京东方科技集团股份有限公司 Oled驱动补偿电路及其驱动方法
CN106297668A (zh) * 2016-11-02 2017-01-04 京东方科技集团股份有限公司 一种有机发光二极管驱动电路、阵列基板和显示装置
CN107086025A (zh) * 2017-06-30 2017-08-22 京东方科技集团股份有限公司 显示面板、显示装置及显示面板的控制方法

Also Published As

Publication number Publication date
JP2020525812A (ja) 2020-08-27
JP7475859B2 (ja) 2024-04-30
US20210193034A1 (en) 2021-06-24
CN107086025A (zh) 2017-08-22
EP3648091A4 (en) 2021-03-10
CN107086025B (zh) 2019-12-27
EP3648091A1 (en) 2020-05-06
US11244610B2 (en) 2022-02-08

Similar Documents

Publication Publication Date Title
WO2019000960A1 (zh) 显示面板、显示装置及显示面板的控制方法
CN103050082B (zh) 发光显示装置
KR101162864B1 (ko) 화소 및 이를 이용한 유기 전계발광 표시장치
CN103943070B (zh) 像素驱动电路
CN106023889B (zh) 一种像素电路及其驱动方法、显示面板及显示装置
WO2018161553A1 (zh) 显示装置、显示面板、像素驱动电路和驱动方法
CN104200777B (zh) 像素电路及其驱动方法、显示面板、显示装置
CN106652912A (zh) 有机发光像素驱动电路、驱动方法以及有机发光显示面板
CN106128360A (zh) 像素电路、显示面板、显示设备及驱动方法
CN105528997A (zh) 一种像素电路、驱动方法以及显示面板
CN104217656B (zh) 显示设备
CN108564920A (zh) 一种像素电路及显示装置
CN104282263A (zh) 像素电路及其驱动方法、显示面板和显示装置
CN108492777A (zh) 像素驱动电路的驱动方法、显示面板和显示装置
CN107863072A (zh) 显示装置、阵列基板、像素电路及其驱动方法
CN104200778A (zh) 像素电路及其驱动方法、显示面板、显示装置
CN104715725A (zh) 像素电路、显示装置及其驱动方法
KR20170020595A (ko) 화소 및 이를 이용한 유기전계발광 표시장치
CN107331345A (zh) 一种像素补偿电路及显示装置
CN108520719B (zh) 驱动控制电路及方法
TW201944384A (zh) 畫素電路
CN104715712A (zh) 一种像素电路及其驱动方法和应用
KR20140129628A (ko) 화소 및 이를 이용한 유기전계발광 표시장치
WO2018205556A1 (zh) 像素电路及其驱动方法、显示面板
KR102021013B1 (ko) 화소 및 이를 이용한 유기전계발광 표시장치

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18825205

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2019552901

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2018825205

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 2018825205

Country of ref document: EP

Effective date: 20200130